The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Prabhat Jain: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Prabhat Jain, Prabhakar Kudva, Ganesh Gopalakrishnan
    Towards a Verification Technique for Large Synchronous Circuits. [Citation Graph (0, 0)][DBLP]
    CAV, 1992, pp:109-122 [Conf]
  2. Derek Chiou, Prabhat Jain, Larry Rudolph, Srinivas Devadas
    Application-specific memory management for embedded systems using software-controlled caches. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:416-419 [Conf]
  3. Prabhat Jain, G. Edward Suh, Srinivas Devadas
    Embedded intelligent SRAM. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:869-874 [Conf]
  4. Prabhat Jain, Srinivas Devadas, Daniel W. Engels, Larry Rudolph
    Software-Assisted Cache Replacement Mechanisms for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2001, pp:119-126 [Conf]
  5. Prabhat Jain, Ganesh Gopalakrishnan
    Some Techniques for Efficient Symbolic Simulation-Based Verification. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:598-602 [Conf]
  6. Prabhat Jain, Ganesh Gopalakrishnan
    Hierarchical Constraint Solving in the Parametric Form with Applications to Efficient Symbolic Simulation Based Verification. [Citation Graph (0, 0)][DBLP]
    ICCD, 1993, pp:304-307 [Conf]
  7. Prabhat Jain, Ganesh Gopalakrishnan
    Efficient symbolic simulation-based verification using the parametric form of Boolean expressions. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:8, pp:1005-1015 [Journal]

Search in 0.092secs, Finished in 0.093secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002