|
Search the dblp DataBase
William K. C. Lam:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- William K. C. Lam, Robert K. Brayton
Alternating RQ Timed Automata. [Citation Graph (0, 0)][DBLP] CAV, 1993, pp:237-252 [Conf]
- William K. C. Lam, Robert K. Brayton
Criteria for the Simple Path Property in Timed Automata. [Citation Graph (0, 0)][DBLP] CAV, 1994, pp:27-40 [Conf]
- William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions. [Citation Graph (0, 0)][DBLP] DAC, 1993, pp:128-134 [Conf]
- William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Exact Minimum Cycle Times for Finite State Machines. [Citation Graph (0, 0)][DBLP] DAC, 1994, pp:100-105 [Conf]
- William K. C. Lam, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Delay Fault Coverage and Performance Tradeoffs. [Citation Graph (0, 0)][DBLP] DAC, 1993, pp:446-452 [Conf]
- William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Valid clocking in wavepipelined circuits. [Citation Graph (0, 0)][DBLP] ICCAD, 1992, pp:518-525 [Conf]
- William K. C. Lam, Robert K. Brayton
On Relationship Between ITE and BDD. [Citation Graph (0, 0)][DBLP] ICCD, 1992, pp:448-451 [Conf]
- William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Valid clock frequencies and their computation in wavepipelined circuits. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:7, pp:791-807 [Journal]
Search in 0.002secs, Finished in 0.003secs
|