The SCEAS System
| |||||||

## Search the dblp DataBase
David E. Long:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- David E. Long, Anca Browne, Edmund M. Clarke, Somesh Jha, Wilfredo R. Marrero
**An Improved Algorithm for the Evaluation of Fixpoint Expressions.**[Citation Graph (0, 0)][DBLP] CAV, 1994, pp:338-350 [Conf] - Edmund M. Clarke, Orna Grumberg, Hiromi Hiraishi, Somesh Jha, David E. Long, Kenneth L. McMillan, Linda A. Ness
**Verification of the Futurebus+ Cache Coherence Protocol.**[Citation Graph (0, 0)][DBLP] CHDL, 1993, pp:15-30 [Conf] - Orna Grumberg, David E. Long
**Model Checking and Modular Verification.**[Citation Graph (0, 0)][DBLP] CONCUR, 1991, pp:250-265 [Conf] - Jerry R. Burch, Edmund M. Clarke, David E. Long
**Representing Circuits More Efficiently in Symbolic Model Checking.**[Citation Graph (0, 0)][DBLP] DAC, 1991, pp:403-407 [Conf] - Al Dunlop, Alper Demir, Peter Feldmann, Sharad Kapur, David E. Long, Robert C. Melville, Jaijeet S. Roychowdhury
**Tools and Methodology for RF IC Design.**[Citation Graph (0, 0)][DBLP] DAC, 1998, pp:414-420 [Conf] - Mahesh A. Iyer, David E. Long, Miron Abramovici
**Identifying Sequential Redundancies Without Search.**[Citation Graph (0, 0)][DBLP] DAC, 1996, pp:457-462 [Conf] - Sharad Kapur, David E. Long
**Large-scale capacitance calculation.**[Citation Graph (0, 0)][DBLP] DAC, 2000, pp:744-749 [Conf] - Sharad Kapur, David E. Long
**Large-scale full-wave simulation.**[Citation Graph (0, 0)][DBLP] DAC, 2004, pp:806-809 [Conf] - Jinsong Zhao, Wayne Wei-Ming Dai, Sharad Kapur, David E. Long
**Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions.**[Citation Graph (0, 0)][DBLP] DAC, 1998, pp:224-229 [Conf] - Peter Feldmann, Sharad Kapur, David E. Long
**Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics.**[Citation Graph (0, 0)][DBLP] DATE, 1999, pp:418-417 [Conf] - Piet Wambacq, Gerd Vandersteen, Joel R. Phillips, Jaijeet S. Roychowdhury, Wolfgang Eberle, Baolin Yang, David E. Long, Alper Demir
**CAD for RF circuits.**[Citation Graph (0, 0)][DBLP] DATE, 2001, pp:520-529 [Conf] - Jerry R. Burch, David E. Long
**Efficient Boolean function matching.**[Citation Graph (0, 0)][DBLP] ICCAD, 1992, pp:408-411 [Conf] - Alper Demir, David E. Long, Jaijeet S. Roychowdhury
**Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices.**[Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:283-288 [Conf] - Sharad Kapur, David E. Long
**IES3: a fast integral equation solver for efficient 3-dimensional extraction.**[Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:448-455 [Conf] - Sharad Kapur, David E. Long
**High-order Nyström schemes for efficient 3-D capacitance extraction.**[Citation Graph (0, 0)][DBLP] ICCAD, 1998, pp:178-185 [Conf] - Sharad Kapur, David E. Long, Jaijeet S. Roychowdhury
**Efficient time-domain simulation of frequency-dependent elements.**[Citation Graph (0, 0)][DBLP] ICCAD, 1996, pp:569-573 [Conf] - David E. Long
**The design of a cache-friendly BDD library.**[Citation Graph (0, 0)][DBLP] ICCAD, 1998, pp:639-645 [Conf] - Soumitra Bose, Edmund M. Clarke, David E. Long, Spiro Michaylov
**PARTHENON: A Parallel Theorem Prover for Non-Horn Clauses**[Citation Graph (0, 0)][DBLP] LICS, 1989, pp:80-89 [Conf] - Edmund M. Clarke, David E. Long, Kenneth L. McMillan
**Compositional Model Checking**[Citation Graph (0, 0)][DBLP] LICS, 1989, pp:353-362 [Conf] - Patrice Godefroid, David E. Long
**Symbolic Protocol Verification With Queue BDDs.**[Citation Graph (0, 0)][DBLP] LICS, 1996, pp:198-206 [Conf] - Edmund M. Clarke, Orna Grumberg, David E. Long
**Model checking.**[Citation Graph (0, 0)][DBLP] NATO ASI DPD, 1996, pp:305-349 [Conf] - Edmund M. Clarke, Orna Grumberg, David E. Long
**Model Checking and Abstraction.**[Citation Graph (0, 0)][DBLP] POPL, 1992, pp:342-354 [Conf] - Edmund M. Clarke, Orna Grumberg, David E. Long
**Verification Tools for Finite-State Concurrent Systems.**[Citation Graph (0, 0)][DBLP] REX School/Symposium, 1993, pp:124-175 [Conf] - Jerry R. Burch, Edmund M. Clarke, David E. Long
**Symbolic Model Checking with Partitioned Transistion Relations.**[Citation Graph (0, 0)][DBLP] VLSI, 1991, pp:49-58 [Conf] - Alper Demir, David E. Long, Jaijeet S. Roychowdhury
**Computing Phase Noise Eigenfunctions Directly from Harmonic Balance/Shooting Matrices.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2001, pp:283-0 [Conf] - David E. Long, Mahesh A. Iyer, Miron Abramovici
**Identifying sequentially untestable faults using illegal states.**[Citation Graph (0, 0)][DBLP] VTS, 1995, pp:4-11 [Conf] - Krishna B. Rajan, David E. Long, Miron Abramovici
**Increasing testability by clock transformation (getting rid of those darn states).**[Citation Graph (0, 0)][DBLP] VTS, 1996, pp:224-230 [Conf] - Edmund M. Clarke, Orna Grumberg, Hiromi Hiraishi, Somesh Jha, David E. Long, Kenneth L. McMillan, Linda A. Ness
**Verification of the Futurebus+ Cache Coherence Protocol.**[Citation Graph (0, 0)][DBLP] Formal Methods in System Design, 1995, v:6, n:2, pp:217-232 [Journal] - Patrice Godefroid, David E. Long
**Symbolic Protocol Verification with Queue BDDs.**[Citation Graph (0, 0)][DBLP] Formal Methods in System Design, 1999, v:14, n:3, pp:257-271 [Journal] - Soumitra Bose, Edmund M. Clarke, David E. Long, Spiro Michaylov
**PARTHENON: A Parallel Theorem Prover for Non-Horn Clauses.**[Citation Graph (0, 0)][DBLP] J. Autom. Reasoning, 1992, v:8, n:2, pp:153-181 [Journal] - Jerry R. Burch, Edmund M. Clarke, David E. Long, Kenneth L. McMillan, David L. Dill
**Symbolic model checking for sequential circuit verification.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:4, pp:401-424 [Journal] - Anca Browne, Edmund M. Clarke, Somesh Jha, David E. Long, Wilfredo R. Marrero
**An Improved Algorithm for the Evaluation of Fixpoint Expressions.**[Citation Graph (0, 0)][DBLP] Theor. Comput. Sci., 1997, v:178, n:1-2, pp:237-255 [Journal] - David E. Long, Mahesh A. Iyer, Miron Abramovici
**FILL and FUNI: algorithms to identify illegal states and sequentially untestable faults.**[Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2000, v:5, n:3, pp:631-657 [Journal] - Edmund M. Clarke, Orna Grumberg, David E. Long
**Model Checking and Abstraction.**[Citation Graph (0, 0)][DBLP] ACM Trans. Program. Lang. Syst., 1994, v:16, n:5, pp:1512-1542 [Journal] - Orna Grumberg, David E. Long
**Model Checking and Modular Verification.**[Citation Graph (0, 0)][DBLP] ACM Trans. Program. Lang. Syst., 1994, v:16, n:3, pp:843-871 [Journal]
Search in 0.004secs, Finished in 0.005secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |