The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ratan Nalumasu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ratan Nalumasu, Rajnish Ghughal, Abdelillah Mokkedem, Ganesh Gopalakrishnan
    The 'Test Model-Checking' Approach to the Verification of Formal Memory Models of Multiprocessors. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:464-476 [Conf]
  2. Ganesh Gopalakrishnan, Rajnish Ghughal, Ravi Hosabettu, Abdelillah Mokkedem, Ratan Nalumasu
    Formal modeling and validation applied to a commercial coherent bus: a case study. [Citation Graph (0, 0)][DBLP]
    CHARME, 1997, pp:48-62 [Conf]
  3. Ratan Nalumasu, Ganesh Gopalakrishnan
    PV: An Explicit Enumeration Model-Checker. [Citation Graph (0, 0)][DBLP]
    FMCAD, 1998, pp:523-528 [Conf]
  4. Ratan Nalumasu, Ganesh Gopalakrishnan
    Deriving Efficient Cache Coherence Protocols through Refinement. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1998, pp:857-870 [Conf]
  5. Rajnish Ghughal, Abdelillah Mokkedem, Ratan Nalumasu, Ganesh Gopalakrishnan
    Using "Test Model-Checking" to Verify the Runway-PA8000 Memory Model. [Citation Graph (0, 0)][DBLP]
    SPAA, 1998, pp:231-239 [Conf]
  6. Ratan Nalumasu, Ganesh Gopalakrishnan
    Deriving Efficient Cache Coherence Protocols Through Refinement. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2002, v:20, n:1, pp:107-125 [Journal]
  7. Ratan Nalumasu, Ganesh Gopalakrishnan
    An Efficient Partial Order Reduction Algorithm with an Alternative Proviso Implementation. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2002, v:20, n:3, pp:231-247 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002