|
Search the dblp DataBase
Rajnish Ghughal:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Ratan Nalumasu, Rajnish Ghughal, Abdelillah Mokkedem, Ganesh Gopalakrishnan
The 'Test Model-Checking' Approach to the Verification of Formal Memory Models of Multiprocessors. [Citation Graph (0, 0)][DBLP] CAV, 1998, pp:464-476 [Conf]
- Ganesh Gopalakrishnan, Rajnish Ghughal, Ravi Hosabettu, Abdelillah Mokkedem, Ratan Nalumasu
Formal modeling and validation applied to a commercial coherent bus: a case study. [Citation Graph (0, 0)][DBLP] CHARME, 1997, pp:48-62 [Conf]
- Robert Beers, Rajnish Ghughal, Mark Aagaard
Applications of Hierarchical Verification in Model Checking. [Citation Graph (0, 0)][DBLP] CHARME, 2001, pp:40-57 [Conf]
- Robert Beers, Rajnish Ghughal, Mark Aagaard
Applications of Hierarchical Verification in Model Checking. [Citation Graph (0, 0)][DBLP] FMCAD, 2000, pp:- [Conf]
- Rajnish Ghughal, Ganesh Gopalakrishnan
Verification Methods for Weaker Shared Memory Consistency Models. [Citation Graph (0, 0)][DBLP] IPDPS Workshops, 2000, pp:985-992 [Conf]
- Rajnish Ghughal, Abdelillah Mokkedem, Ratan Nalumasu, Ganesh Gopalakrishnan
Using "Test Model-Checking" to Verify the Runway-PA8000 Memory Model. [Citation Graph (0, 0)][DBLP] SPAA, 1998, pp:231-239 [Conf]
Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|