The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vijay D'Silva: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. S. Ramesh, Sampada Sonalkar, Vijay D'Silva, Naveen Chandra, B. Vijayalakshmi
    A Toolset for Modelling and Verification of GALS Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 2004, pp:506-509 [Conf]
  2. Vijay D'Silva, S. Ramesh, Arcot Sowmya
    Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:390-395 [Conf]
  3. Vijay D'Silva, S. Ramesh, Arcot Sowmya
    Bridge Over Troubled Wrappers: Automated Interface Synthesis. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:189-194 [Conf]

  4. A Formal Approach To The Protocol Converter Problem. [Citation Graph (, )][DBLP]


  5. Fixed points for multi-cycle path detection. [Citation Graph (, )][DBLP]


  6. Existential abstractions for distributed reactive systems via syntactic transformations. [Citation Graph (, )][DBLP]


  7. Propositional Interpolation and Abstract Interpretation. [Citation Graph (, )][DBLP]


  8. Approximation Refinement for Interpolation-Based Model Checking. [Citation Graph (, )][DBLP]


  9. Interpolant Strength. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002