Search the dblp DataBase

Publications of Author

1. Erik M. Nystrom, Ronald D. Barnes, Matthew C. Merten, Wen-mei W. Hwu
   Code Reordering and Speculation Support for Dynamic Optimization System. [Citation Graph (0, 0)][DBLP]
   IEEE PACT, 2001, pp:163-174 [Conf]
   
2. Matthew C. Merten, Andrew R. Trick, Erik M. Nystrom, Ronald D. Barnes, Wen-mei W. Hwu
   A hardware mechanism for dynamic extraction and relayout of program hot spots. [Citation Graph (0, 0)][DBLP]
   ISCA, 2000, pp:59-70 [Conf]
   
3. Ronald D. Barnes, Erik M. Nystrom, Matthew C. Merten, Wen-mei W. Hwu
   Vacuum packing: extracting hardware-detected program phases for post-link optimization. [Citation Graph (0, 0)][DBLP]
   MICRO, 2002, pp:233-244 [Conf]
   
4. Ronald D. Barnes, Erik M. Nystrom, John W. Sias, Sanjay J. Patel, Nacho Navarro, Wen-mei W. Hwu
   Beating in-order stalls with "flea-flicker" two-pass pipelining. [Citation Graph (0, 0)][DBLP]
   MICRO, 2003, pp:387-398 [Conf]
   
5. Ronald D. Barnes, Shane Ryoo, Wen-mei W. Hwu
   "Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense. [Citation Graph (0, 0)][DBLP]
   MICRO, 2005, pp:319-330 [Conf]
   
6. Ronald D. Barnes, Shane Ryoo, Wen-mei W. Hwu
   Tolerating Cache-Miss Latency with Multipass Pipelines. [Citation Graph (0, 0)][DBLP]
   IEEE Micro, 2006, v:26, n:1, pp:40-47 [Journal]
   
7. Ronald D. Barnes, John W. Sias, Erik M. Nystrom, Sanjay J. Patel, Jose (Nacho) Navarro, Wen-mei W. Hwu
   Beating In-Order Stalls with "Flea-Flicker" Two-Pass Pipelining. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Computers, 2006, v:55, n:1, pp:18-33 [Journal]
   
8. Matthew C. Merten, Andrew R. Trick, Ronald D. Barnes, Erik M. Nystrom, Christopher N. George, John C. Gyllenhaal, Wen-mei W. Hwu
   An Architectural Framework for Runtime Optimization. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Computers, 2001, v:50, n:6, pp:567-589 [Journal]