|
Search the dblp DataBase
Matthew D. Jennings:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Emre Özer, Sumedh W. Sathaye, Kishore N. Menezes, Sanjeev Banerjia, Matthew D. Jennings, Thomas M. Conte
A Fast Interrupt Handling Scheme for VLIW Processors. [Citation Graph (0, 0)][DBLP] IEEE PACT, 1998, pp:136-141 [Conf]
- Chao-ying Fu, Matthew D. Jennings, Sergei Y. Larin, Thomas M. Conte
Value Speculation Scheduling for High Performance Processors. [Citation Graph (0, 0)][DBLP] ASPLOS, 1998, pp:262-271 [Conf]
- Huiyang Zhou, Matthew D. Jennings, Thomas M. Conte
Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW/EPIC Processors. [Citation Graph (0, 0)][DBLP] LCPC, 2001, pp:223-238 [Conf]
- Thomas M. Conte, Pradeep K. Dubey, Matthew D. Jennings, Ruby B. Lee, Alex Peleg, Salliah Rathnam, Michael S. Schlansker, Peter Song, Andrew Wolfe
Challenges to Combining General-Purpose and Multimedia Processors. [Citation Graph (0, 0)][DBLP] IEEE Computer, 1997, v:30, n:12, pp:33-37 [Journal]
Search in 0.004secs, Finished in 0.004secs
|