The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Matthew D. Jennings: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Emre Özer, Sumedh W. Sathaye, Kishore N. Menezes, Sanjeev Banerjia, Matthew D. Jennings, Thomas M. Conte
    A Fast Interrupt Handling Scheme for VLIW Processors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1998, pp:136-141 [Conf]
  2. Chao-ying Fu, Matthew D. Jennings, Sergei Y. Larin, Thomas M. Conte
    Value Speculation Scheduling for High Performance Processors. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1998, pp:262-271 [Conf]
  3. Huiyang Zhou, Matthew D. Jennings, Thomas M. Conte
    Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW/EPIC Processors. [Citation Graph (0, 0)][DBLP]
    LCPC, 2001, pp:223-238 [Conf]
  4. Thomas M. Conte, Pradeep K. Dubey, Matthew D. Jennings, Ruby B. Lee, Alex Peleg, Salliah Rathnam, Michael S. Schlansker, Peter Song, Andrew Wolfe
    Challenges to Combining General-Purpose and Multimedia Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1997, v:30, n:12, pp:33-37 [Journal]

Search in 0.192secs, Finished in 0.192secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002