The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Manish Vachharajani: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ram Rangan, Neil Vachharajani, Manish Vachharajani, David I. August
    Decoupled Software Pipelining with the Synchronization Array. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2004, pp:177-188 [Conf]
  2. Subramanian Rajagopalan, Manish Vachharajani, Sharad Malik
    Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints. [Citation Graph (0, 0)][DBLP]
    CASES, 2000, pp:157-164 [Conf]
  3. Spyridon Triantafyllis, Manish Vachharajani, Neil Vachharajani, David I. August
    Compiler Optimization-Space Exploration. [Citation Graph (0, 0)][DBLP]
    CGO, 2003, pp:204-215 [Conf]
  4. Manish Vachharajani, Neil Vachharajani, Sharad Malik, David I. August
    Facilitating reuse in hardware models with enhanced type inference. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:86-91 [Conf]
  5. Wei Qin, Subramanian Rajagopalan, Manish Vachharajani, Hangsheng Wang, Xinping Zhu, David I. August, Kurt Keutzer, Sharad Malik, Li-Shiuan Peh
    Design Tools for Application Specific Embedded Processors. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2002, pp:319-333 [Conf]
  6. Neil Vachharajani, Matthew J. Bridges, Jonathan Chang, Ram Rangan, Guilherme Ottoni, Jason A. Blome, George A. Reis, Manish Vachharajani, David I. August
    RIFLE: An Architectural Framework for User-Centric Information-Flow Security. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:243-254 [Conf]
  7. Manish Vachharajani, Neil Vachharajani, David A. Penry, Jason A. Blome, David I. August
    Microarchitectural exploration with Liberty. [Citation Graph (0, 0)][DBLP]
    MICRO, 2002, pp:271-282 [Conf]
  8. Manish Vachharajani, Neil Vachharajani, David I. August
    The liberty structural specification language: a high-level modeling language for component reuse. [Citation Graph (0, 0)][DBLP]
    PLDI, 2004, pp:195-206 [Conf]
  9. David I. August, Sharad Malik, Li-Shiuan Peh, Vijay S. Pai, Manish Vachharajani, Paul Willmann
    Achieving Structural and Composable Modeling of Complex Systems. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 2005, v:33, n:2-3, pp:81-101 [Journal]
  10. Neil Vachharajani, Matthew Iyer, Chinmay Ashok, Manish Vachharajani, David I. August, Daniel A. Connors
    Chip multi-processor scalability for single-threaded applications. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:44-53 [Journal]
  11. Manish Vachharajani, Neil Vachharajani, David A. Penry, Jason A. Blome, David I. August
    The Liberty Simulation Environment, version 1.0. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS Performance Evaluation Review, 2004, v:31, n:4, pp:19-24 [Journal]
  12. Manish Vachharajani, Neil Vachharajani, David A. Penry, Jason A. Blome, Sharad Malik, David I. August
    The Liberty Simulation Environment: A deliberate approach to high-level system modeling. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Comput. Syst., 2006, v:24, n:3, pp:211-249 [Journal]

  13. FastForward for Efficient Pipeline Parallelism. [Citation Graph (, )][DBLP]


  14. Visualizing potential parallelism in sequential programs. [Citation Graph (, )][DBLP]


  15. An efficient software transactional memory using commit-time invalidation. [Citation Graph (, )][DBLP]


  16. Large program trace analysis and compression with ZDDs. [Citation Graph (, )][DBLP]


  17. Spectrum: a hybrid nanophotonic-electric on-chip network. [Citation Graph (, )][DBLP]


  18. GPU acceleration of numerical weather prediction. [Citation Graph (, )][DBLP]


  19. A high-performance low-power nanophotonic on-chip network. [Citation Graph (, )][DBLP]


  20. Power-efficient variation-aware photonic on-chip network management. [Citation Graph (, )][DBLP]


  21. FastForward for efficient pipeline parallelism: a cache-optimized concurrent lock-free queue. [Citation Graph (, )][DBLP]


  22. Multi-core acceleration of chemical kinetics for simulation and prediction. [Citation Graph (, )][DBLP]


  23. Frame shared memory: line-rate networking on commodity hardware. [Citation Graph (, )][DBLP]


  24. Gradual typing with unification-based inference. [Citation Graph (, )][DBLP]


  25. A Case for Compressing Traces with BDDs. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002