The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David A. Wood: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. David J. DeWitt, Randy H. Katz, Frank Olken, Leonard D. Shapiro, Michael Stonebraker, David A. Wood
    Implementation Techniques for Main Memory Database Systems. [Citation Graph (174, 9)][DBLP]
    SIGMOD Conference, 1984, pp:1-8 [Conf]
  2. Anastassia Ailamaki, David J. DeWitt, Mark D. Hill, David A. Wood
    DBMSs on a Modern Processor: Where Does Time Go? [Citation Graph (1, 14)][DBLP]
    VLDB, 1999, pp:266-277 [Conf]
  3. Alvin R. Lebeck, David A. Wood
    Cache Profiling and the SPEC Benchmarks: A Case Study. [Citation Graph (1, 0)][DBLP]
    IEEE Computer, 1994, v:27, n:10, pp:15-26 [Journal]
  4. Mark D. Hill, James R. Larus, Steven K. Reinhardt, David A. Wood
    Cooperative Shared Memory: Software and Hardware Support for Scalable Multiprocesors. [Citation Graph (1, 0)][DBLP]
    ACM Trans. Comput. Syst., 1993, v:11, n:4, pp:300-318 [Journal]
  5. Ioannis Schoinas, Babak Falsafi, Mark D. Hill, James R. Larus, David A. Wood
    Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1998, pp:40-0 [Conf]
  6. Mark D. Hill, James R. Larus, Steven K. Reinhardt, David A. Wood
    Cooperative Shared Memory: Software and Hardware Support for Scalable Multiprocesors. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1992, pp:262-273 [Conf]
  7. Ioannis Schoinas, Babak Falsafi, Alvin R. Lebeck, Steven K. Reinhardt, James R. Larus, David A. Wood
    Fine-grain Access Control for Distributed Shared Memory. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1994, pp:297-306 [Conf]
  8. Milo M. K. Martin, Daniel J. Sorin, Anastassia Ailamaki, Alaa R. Alameldeen, Ross M. Dickson, Carl J. Mauer, Kevin E. Moore, Manoj Plakal, Mark D. Hill, David A. Wood
    Timestamp snooping: an approach for extending SMPs. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 2000, pp:25-36 [Conf]
  9. Michelle J. Moravan, Jayaram Bobba, Kevin E. Moore, Luke Yen, Mark D. Hill, Ben Liblit, Michael M. Swift, David A. Wood
    Supporting nested transactional memory in logTM. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 2006, pp:359-370 [Conf]
  10. Mark D. Hill, James R. Larus, David A. Wood
    Tempest: A Substrate for Portable Parallel Programs. [Citation Graph (0, 0)][DBLP]
    COMPCON, 1995, pp:327-332 [Conf]
  11. Daniel J. Sorin, Mark D. Hill, David A. Wood
    Dynamic Verification of End-to-End Multiprocessor Invariants. [Citation Graph (0, 0)][DBLP]
    DSN, 2003, pp:281-290 [Conf]
  12. Alaa R. Alameldeen, David A. Wood
    Variability in Architectural Simulations of Multi-Threaded Workloads. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:7-18 [Conf]
  13. Babak Falsafi, David A. Wood
    Scheduling Communication on a SMP Node Parallel Machine. [Citation Graph (0, 0)][DBLP]
    HPCA, 1997, pp:128-0 [Conf]
  14. Babak Falsafi, David A. Wood
    Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols. [Citation Graph (0, 0)][DBLP]
    HPCA, 1999, pp:182-192 [Conf]
  15. Martin Karlsson, Kevin E. Moore, Erik Hagersten, David A. Wood
    Memory System Behavior of Java-Based Middleware. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:217-228 [Conf]
  16. Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, David A. Wood
    Bandwidth Adaptive Snooping. [Citation Graph (0, 0)][DBLP]
    HPCA, 2002, pp:251-262 [Conf]
  17. Michael R. Marty, Jesse D. Bingham, Mark D. Hill, Alan J. Hu, Milo M. K. Martin, David A. Wood
    Improving Multiple-CMP Systems Using Token Coherence. [Citation Graph (0, 0)][DBLP]
    HPCA, 2005, pp:328-339 [Conf]
  18. David A. Wood, Mark D. Hill, James R. Larus
    The Tempest approach to distributed shared memory. [Citation Graph (0, 0)][DBLP]
    ICCD, 1996, pp:63-0 [Conf]
  19. Martin Karlsson, Erik Hagersten, Kevin E. Moore, David A. Wood
    Exploring Processor Design Options for Java-Based Middleware. [Citation Graph (0, 0)][DBLP]
    ICPP, 2005, pp:59-68 [Conf]
  20. Rahmat S. Hyder, David A. Wood
    Synchronization Hardware for Networks of Workstations: Performance vs. Cost. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:245-252 [Conf]
  21. Doug Burger, David A. Wood
    Accuracy vs. performance in parallel simulation of interconnection networks. [Citation Graph (0, 0)][DBLP]
    IPPS, 1995, pp:22-31 [Conf]
  22. Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, David A. Wood
    Using Speculation to Simplify Multiprocessor Design. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  23. Alaa R. Alameldeen, David A. Wood
    Adaptive Cache Compression for High-Performance Processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:212-223 [Conf]
  24. E. Ender Bilir, Ross M. Dickson, Ying Hu, Manoj Plakal, Daniel J. Sorin, Mark D. Hill, David A. Wood
    Multicast Snooping: A New Coherence Method Using a Multicast Address Network. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:294-304 [Conf]
  25. Babak Falsafi, David A. Wood
    Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA. [Citation Graph (0, 0)][DBLP]
    ISCA, 1997, pp:229-240 [Conf]
  26. Randy H. Katz, Susan J. Eggers, David A. Wood, C. L. Perkins, R. G. Sheldon
    Implementing A Cache Consistency Protocol. [Citation Graph (0, 0)][DBLP]
    ISCA, 1985, pp:276-283 [Conf]
  27. Alvin R. Lebeck, David A. Wood
    Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1995, pp:48-59 [Conf]
  28. Milo M. K. Martin, Pacia J. Harper, Daniel J. Sorin, Mark D. Hill, David A. Wood
    Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ISCA, 2003, pp:206-217 [Conf]
  29. Milo M. K. Martin, Mark D. Hill, David A. Wood
    Token Coherence: Decoupling Performance and Correctness. [Citation Graph (0, 0)][DBLP]
    ISCA, 2003, pp:182-193 [Conf]
  30. Shubhendu S. Mukherjee, Babak Falsafi, Mark D. Hill, David A. Wood
    Coherent Network Interfaces for Fine-Grain Communication. [Citation Graph (0, 0)][DBLP]
    ISCA, 1996, pp:247-258 [Conf]
  31. Steven K. Reinhardt, James R. Larus, David A. Wood
    Tempest and Typhoon: User-Level Shared Memory. [Citation Graph (0, 0)][DBLP]
    ISCA, 1994, pp:325-336 [Conf]
  32. Steven K. Reinhardt, James R. Larus, David A. Wood
    Retrospective: Tempest and Typhoon: User-Level Shared Memory. [Citation Graph (0, 0)][DBLP]
    25 Years ISCA: Retrospectives and Reprints, 1998, pp:98-102 [Conf]
  33. Steven K. Reinhardt, James R. Larus, David A. Wood
    Tempest and Typhoon: User-Level Shared Memory. [Citation Graph (0, 0)][DBLP]
    25 Years ISCA: Retrospectives and Reprints, 1998, pp:497-508 [Conf]
  34. Steven K. Reinhardt, Robert W. Pfile, David A. Wood
    Decoupled Hardware Support for Distributed Shared Memory. [Citation Graph (0, 0)][DBLP]
    ISCA, 1996, pp:34-43 [Conf]
  35. Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, David A. Wood
    SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. [Citation Graph (0, 0)][DBLP]
    ISCA, 2002, pp:123-0 [Conf]
  36. Daniel J. Sorin, Vijay S. Pai, Sarita V. Adve, Mary K. Vernon, David A. Wood
    Analytic Evaluation of Shared-memory Systems with ILP Processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1998, pp:380-391 [Conf]
  37. David A. Wood, Satish Chandra, Babak Falsafi, Mark D. Hill, James R. Larus, Alvin R. Lebeck, James C. Lewis, Shubhendu S. Mukherjee, Subbarao Palacharla, Steven K. Reinhardt
    Mechanisms for Cooperative Shared Memory. [Citation Graph (0, 0)][DBLP]
    ISCA, 1993, pp:156-167 [Conf]
  38. David A. Wood, Susan J. Eggers, Garth A. Gibson, Mark D. Hill, Joan M. Pendleton, Scott A. Ritchie, George S. Taylor, Randy H. Katz, David A. Patterson
    An In-Cache Address Translation Mechanism. [Citation Graph (0, 0)][DBLP]
    ISCA, 1986, pp:358-365 [Conf]
  39. David A. Wood, Randy H. Katz
    Supporting Reference and Dirty Bits in SPUR's Virtual Address Cache. [Citation Graph (0, 0)][DBLP]
    ISCA, 1989, pp:122-130 [Conf]
  40. Bradford M. Beckmann, David A. Wood
    TLC: Transmission Line Caches. [Citation Graph (0, 0)][DBLP]
    MICRO, 2003, pp:43-54 [Conf]
  41. Bradford M. Beckmann, David A. Wood
    Managing Wire Delay in Large Chip-Multiprocessor Caches. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:319-330 [Conf]
  42. Bradford M. Beckmann, Michael R. Marty, David A. Wood
    ASR: Adaptive Selective Replication for CMP Caches. [Citation Graph (0, 0)][DBLP]
    MICRO, 2006, pp:443-454 [Conf]
  43. Steven K. Reinhardt, Babak Falsafi, David A. Wood
    Kernel Support for the Wisconsin Wind Tunnel. [Citation Graph (0, 0)][DBLP]
    USENIX Microkernels and Other Kernel Architectures Symposium, 1993, pp:73-90 [Conf]
  44. Yuanyuan Zhou, Liviu Iftode, Jaswinder Pal Singh, Kai Li, Brian R. Toonen, Ioannis Schoinas, Mark D. Hill, David A. Wood
    Relaxed Consistency and Coherence Granularity in DSM Systems: A Performance Evaluation. [Citation Graph (0, 0)][DBLP]
    PPOPP, 1997, pp:193-205 [Conf]
  45. Doug Burger, Rahmat S. Hyder, Barton P. Miller, David A. Wood
    Paging tradeoffs in distributed-shared-memory multiprocessors. [Citation Graph (0, 0)][DBLP]
    SC, 1994, pp:590-599 [Conf]
  46. Babak Falsafi, Alvin R. Lebeck, Steven K. Reinhardt, Ioannis Schoinas, Mark D. Hill, James R. Larus, Anne Rogers, David A. Wood
    Application-specific protocols for user-level shared memory. [Citation Graph (0, 0)][DBLP]
    SC, 1994, pp:380-389 [Conf]
  47. Yul H. Kim, Mark D. Hill, David A. Wood
    Implementing Stack Simulation for Highly-Associative Memories. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1991, pp:212-213 [Conf]
  48. Alvin R. Lebeck, David A. Wood
    Active Memory: A New Abstraction for Memory-System Simulation. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1995, pp:220-231 [Conf]
  49. Carl J. Mauer, Mark D. Hill, David A. Wood
    Full-system timing-first simulation. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 2002, pp:108-116 [Conf]
  50. Steven K. Reinhardt, Mark D. Hill, James R. Larus, Alvin R. Lebeck, James C. Lewis, David A. Wood
    The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1993, pp:48-60 [Conf]
  51. David A. Wood, Mark D. Hill, Richard E. Kessler
    A Model for Estimating Trace-Sample Miss Ratios. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1991, pp:79-89 [Conf]
  52. Alaa R. Alameldeen, Milo M. K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Mark D. Hill, David A. Wood, Daniel J. Sorin
    Simulating a $2M Commercial Server on a $2K PC. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2003, v:36, n:2, pp:50-57 [Journal]
  53. Ted G. Lewis, Dave Power, Bertrand Meyer, Jack Grimes, Mike Potel, Ronald J. Vetter, Phillip A. Laplante, Wolfgang Pree, Gustav Pomberger, Mark D. Hill, James R. Larus, David A. Wood, Hesham El-Rewini, Bruce W. Weide
    Where Is Software Headed? A Virtual Roundtable. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1995, v:28, n:8, pp:20-32 [Journal]
  54. David A. Wood, Mark D. Hill
    Cost-Effective Parallel Computing. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1995, v:28, n:2, pp:69-72 [Journal]
  55. David A. Wood
    Problems, Challenges and the Importance of Performance Evaluation. [Citation Graph (0, 0)][DBLP]
    ACM Comput. Surv., 1996, v:28, n:4es, pp:36- [Journal]
  56. David A. Wood, Garth A. Gibson, Randy H. Katz
    Verifying a Multiprocessor Cache Controller Using Random Test Generation. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:4, pp:13-25 [Journal]
  57. Babak Falsafi, David A. Wood
    Evaluating scheduling policies for fine-grain communication protocols on a cluster of SMPs. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 2005, v:65, n:4, pp:464-478 [Journal]
  58. Alaa R. Alameldeen, David A. Wood
    Addressing Workload Variability in Architectural Simulations. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2003, v:23, n:6, pp:94-98 [Journal]
  59. Alaa R. Alameldeen, David A. Wood
    IPC Considered Harmful for Multiprocessor Workloads. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:4, pp:8-17 [Journal]
  60. Milo M. K. Martin, Mark D. Hill, David A. Wood
    Token Coherence: A New Framework for Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2003, v:23, n:6, pp:108-116 [Journal]
  61. Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, David A. Wood
    Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:92-99 [Journal]
  62. Richard E. Kessler, Mark D. Hill, David A. Wood
    A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:6, pp:664-675 [Journal]
  63. Steven K. Reinhardt, Robert W. Pfile, David A. Wood
    Hardware Support for Flexible Distributed Shared Memory. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:10, pp:1056-1072 [Journal]
  64. Babak Falsafi, David A. Wood
    Modeling Cost/Performance of a Parallel Computer Simulator. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 1997, v:7, n:1, pp:104-130 [Journal]
  65. Alvin R. Lebeck, David A. Wood
    Active Memory: A New Abstraction for Memory System Simulation. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 1997, v:7, n:1, pp:42-77 [Journal]
  66. Daniel J. Sorin, Manoj Plakal, Anne Condon, Mark D. Hill, Milo M. K. Martin, David A. Wood
    Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2002, v:13, n:6, pp:556-578 [Journal]
  67. Ragu Athinarayanan, Mohammad R. Sayeh, David A. Wood
    Adaptive competitive self-organizing associative memory. [Citation Graph (0, 0)][DBLP]
    IEEE Transactions on Systems, Man, and Cybernetics, Part A, 2002, v:32, n:4, pp:461-471 [Journal]
  68. Jayaram Bobba, Kevin E. Moore, Haris Volos, Luke Yen, Mark D. Hill, Michael M. Swift, David A. Wood
    Performance pathologies in hardware transactional memory. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:81-91 [Conf]

  69. Keynote talk challenges in chip multiprocessor memory systems. [Citation Graph (, )][DBLP]


  70. StealthTest: Low Overhead Online Software Testing Using Transactional Memory. [Citation Graph (, )][DBLP]


  71. A Case for Deconstructing Hardware Transactional Memory Systems. [Citation Graph (, )][DBLP]


  72. LogTM-SE: Decoupling Hardware Transactional Memory from Caches. [Citation Graph (, )][DBLP]


  73. Interactions Between Compression and Prefetching in Chip Multiprocessors. [Citation Graph (, )][DBLP]


  74. LogTM: log-based transactional memory. [Citation Graph (, )][DBLP]


  75. TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory. [Citation Graph (, )][DBLP]


  76. WiDGET: Wisconsin decoupled grid execution tiles. [Citation Graph (, )][DBLP]


  77. Forwardflow: a scalable core for power-constrained CMPs. [Citation Graph (, )][DBLP]


Search in 0.127secs, Finished in 0.131secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002