The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zonghua Gu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zonghua Gu, Zhimin He
    Real-Time Scheduling Techniques for Implementation Synthesis from Component-Based Software Models. [Citation Graph (0, 0)][DBLP]
    CBSE, 2005, pp:235-250 [Conf]
  2. Zonghua Gu, Kang G. Shin
    Integrated Modeling and Analysis of Computer-Based Embedded Control Systems. [Citation Graph (0, 0)][DBLP]
    ECBS, 2003, pp:141-148 [Conf]
  3. Zonghua Gu
    Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking. [Citation Graph (0, 0)][DBLP]
    EUC, 2005, pp:214-223 [Conf]
  4. Zonghua Gu, Shige Wang, Sharath Kodase, Kang G. Shin
    Multi-View Modeling and Analysis of Embedded Real-Time Software with Meta-Modeling and Model Transformation. [Citation Graph (0, 0)][DBLP]
    HASE, 2004, pp:32-41 [Conf]
  5. Zonghua Gu, Kang G. Shin
    An Integrated Approach to Modeling and Analysis of Embedded Real-Time Systems Based on Timed Petri Net. [Citation Graph (0, 0)][DBLP]
    ICDCS, 2003, pp:350-359 [Conf]
  6. Zonghua Gu
    Solving Real-Time Scheduling Problems with Model-Checking. [Citation Graph (0, 0)][DBLP]
    ICESS, 2005, pp:186-197 [Conf]
  7. Zonghua Gu, Kang G. Shin
    Analysis of Event-Driven Real-Time Systems with Time Petri Nets: A Translation-Based Approach. [Citation Graph (0, 0)][DBLP]
    DIPES, 2002, pp:31-40 [Conf]
  8. Zonghua Gu, Kang G. Shin
    Model-Checking of Component-Based Event-Driven Real-Time Embedded Software. [Citation Graph (0, 0)][DBLP]
    ISORC, 2005, pp:410-417 [Conf]
  9. Zonghua Gu, Sharath Kodase, Shige Wang, Kang G. Shin
    A Model-Based Approach to System-Level Dependency and Real-Time Analysis of Embedded Software. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2003, pp:78-0 [Conf]
  10. Sharath Kodase, Shige Wang, Zonghua Gu, Kang G. Shin
    Improving Scalability of Task Allocation and Scheduling in Large Distributed Real-Time Systems Using Shared Buffers. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2003, pp:181-188 [Conf]
  11. Zonghua Gu, Kang G. Shin
    Synthesis of Real-Time Implementations from Component-Based Software Models. [Citation Graph (0, 0)][DBLP]
    RTSS, 2005, pp:167-176 [Conf]
  12. Zonghua Gu, Shige Wang, Sharath Kodase, Kang G. Shin
    An End-to-End Tool Chain for Multi-View Modeling and Analysis of Avionics Mission Computing Software. [Citation Graph (0, 0)][DBLP]
    RTSS, 2003, pp:78-0 [Conf]
  13. Zonghua Gu, Xiuqiang He, Mingxuan Yuan
    Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:294-299 [Conf]
  14. Jin Cui, Qingxu Deng, Xiuqiang He, Zonghua Gu
    An efficient algorithm for online management of 2D area of partially reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:129-134 [Conf]
  15. Nan Guan, Zonghua Gu, Qingxu Deng, Weichen Liu, Ge Yu
    Improved Schedulability Analysis of EDF Scheduling on Reconfigurable Hardware Devices. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-8 [Conf]
  16. Zonghua Gu, Qingxu Deng
    QoS-Optimized Integration of Embedded Software Components with Multiple Modes of Execution. [Citation Graph (0, 0)][DBLP]
    SEKE, 2007, pp:320-325 [Conf]
  17. Nan Guan, Zonghua Gu, Qingxu Deng, Shuaihong Gao, Ge Yu
    Exact Schedulability Analysis for Static-Priority Global Multiprocessor Scheduling Using Model-Checking. [Citation Graph (0, 0)][DBLP]
    SEUS, 2007, pp:263-272 [Conf]

  18. Improving scalability of model-checking for minimizing buffer requirements of synchronous dataflow graphs. [Citation Graph (, )][DBLP]


  19. Online adaptive utilization control for real-time embedded multiprocessor systems. [Citation Graph (, )][DBLP]


  20. An efficient technique for analysis of minimal buffer requirements of synchronous dataflow graphs with model checking. [Citation Graph (, )][DBLP]


  21. Performance Comparison of Techniques on Static Path Analysis of WCET. [Citation Graph (, )][DBLP]


  22. Teaching embedded systems software: The HKUST experience. [Citation Graph (, )][DBLP]


  23. An Efficient Algorithm for Online Soft Real-Time Task Placement on Reconfigurable Hardware Devices. [Citation Graph (, )][DBLP]


  24. Schedulability Analysis of Global Fixed-Priority or EDF Multiprocessor Scheduling with Symbolic Model-Checking. [Citation Graph (, )][DBLP]


  25. Real-Time Component Composition Using Hierarchical Timed Automata. [Citation Graph (, )][DBLP]


  26. Hardware/Software Partitioning and Static Task Scheduling on Runtime Reconfigurable FPGAs using a SMT Solver. [Citation Graph (, )][DBLP]


  27. Optimal Static Task Scheduling on Reconfigurable Hardware Devices Using Model-Checking. [Citation Graph (, )][DBLP]


  28. Power-Aware CPU Utilization Control for Distributed Real-Time Systems. [Citation Graph (, )][DBLP]


  29. Static Scheduling and Software Synthesis for Dataflow Graphs with Symbolic Model-Checking. [Citation Graph (, )][DBLP]


  30. Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization. [Citation Graph (, )][DBLP]


  31. Optimal Sampling Rate Assignment with Dynamic Route Selection for Real-Time Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  32. New Schedulability Test Conditions for Non-preemptive Scheduling on Multiprocessor Platforms. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.304secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002