|
Search the dblp DataBase
Thomas F. Wenisch:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Chris Gniady, Anastassia Ailamaki, Babak Falsafi
Store-Ordered Streaming of Shared Memory. [Citation Graph (0, 0)][DBLP] IEEE PACT, 2005, pp:75-86 [Conf]
- Thomas F. Wenisch, Roland E. Wunderlich, Babak Falsafi, James C. Hoe
Statistical sampling of microarchitecture simulation. [Citation Graph (0, 0)][DBLP] IPDPS, 2006, pp:- [Conf]
- Stephen Somogyi, Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, Andreas Moshovos
Spatial Memory Streaming. [Citation Graph (0, 0)][DBLP] ISCA, 2006, pp:252-263 [Conf]
- Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Anastassia Ailamaki, Babak Falsafi
Temporal Streaming of Shared Memory. [Citation Graph (0, 0)][DBLP] ISCA, 2005, pp:222-233 [Conf]
- Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, James C. Hoe
SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling. [Citation Graph (0, 0)][DBLP] ISCA, 2003, pp:84-95 [Conf]
- Thomas F. Wenisch, Roland E. Wunderlich, Babak Falsafi, James C. Hoe
TurboSMARTS: accurate microarchitecture simulation sampling in minutes. [Citation Graph (0, 0)][DBLP] SIGMETRICS, 2005, pp:408-409 [Conf]
- Stephen Somogyi, Thomas F. Wenisch, Nikolaos Hardavellas, Jangwoo Kim, Anastassia Ailamaki, Babak Falsafi
Memory coherence activity prediction in commercial workloads. [Citation Graph (0, 0)][DBLP] WMPI, 2004, pp:37-45 [Conf]
- Thomas F. Wenisch, Roland E. Wunderlich, Michael Ferdman, Anastassia Ailamaki, Babak Falsafi, James C. Hoe
SimFlex: Statistical Sampling of Computer System Simulation. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2006, v:26, n:4, pp:18-31 [Journal]
- Nikolaos Hardavellas, Stephen Somogyi, Thomas F. Wenisch, Roland E. Wunderlich, Shelley Chen, Jangwoo Kim, Babak Falsafi, James C. Hoe, Andreas Nowatzyk
SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. [Citation Graph (0, 0)][DBLP] SIGMETRICS Performance Evaluation Review, 2004, v:31, n:4, pp:31-34 [Journal]
- Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, James C. Hoe
Statistical sampling of microarchitecture simulation. [Citation Graph (0, 0)][DBLP] ACM Trans. Model. Comput. Simul., 2006, v:16, n:3, pp:197-224 [Journal]
- Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, Andreas Moshovos
Mechanisms for store-wait-free multiprocessors. [Citation Graph (0, 0)][DBLP] ISCA, 2007, pp:266-277 [Conf]
PowerNap: eliminating server idle power. [Citation Graph (, )][DBLP]
Power routing: dynamic power provisioning in the data center. [Citation Graph (, )][DBLP]
Practical off-chip meta-data for temporal memory streaming. [Citation Graph (, )][DBLP]
Disaggregated memory for expansion and sharing in blade servers. [Citation Graph (, )][DBLP]
Spatio-temporal memory streaming. [Citation Graph (, )][DBLP]
InvisiFence: performance-transparent memory ordering in conventional multiprocessors. [Citation Graph (, )][DBLP]
Thinking outside the box: power management at the system level & beyond. [Citation Graph (, )][DBLP]
Peak power modeling for data center servers with switched-mode power supplies. [Citation Graph (, )][DBLP]
Simulation sampling with live-points. [Citation Graph (, )][DBLP]
Temporal instruction fetch streaming. [Citation Graph (, )][DBLP]
Temporal streams in commercial server applications. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|