The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chu-Cheow Lim: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Somnath Ghosh, Abhay Kanhere, Rakesh Krishnaiyer, Dattatraya Kulkarni, Wei Li, Chu-Cheow Lim, John Ng
    Integrating High-Level Optimizations in a Production Compiler: Design and Implementation Experience. [Citation Graph (0, 0)][DBLP]
    CC, 2003, pp:303-319 [Conf]
  2. Chu-Cheow Lim, Yoke-Hean Low, Boon-Ping Gan, Wentong Cai
    Implementation Lessons of Performance Prediction Tool for Parallel Conservative Simulation (Research Note). [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2000, pp:189-193 [Conf]
  3. Chu-Cheow Lim, Yoke-Hean Low, Wentong Cai
    A Parallelism Analyzer Algorithm for a Conservative Super-Step Simulation Protocol. [Citation Graph (0, 0)][DBLP]
    HICSS, 1999, pp:- [Conf]
  4. Xiao-Feng Li, Zhao-Hui Du, Chen Yang, Chu-Cheow Lim, Tin-Fook Ngai
    Speculative Parallel Threading Architecture and Compilation. [Citation Graph (0, 0)][DBLP]
    ICPP Workshops, 2005, pp:285-294 [Conf]
  5. Chu-Cheow Lim, Yoke-Hean Low, Wentong Cai, Wen-Jing Hsu, Shell-Ying Huang, Stephen John Turner
    An Empirical Comparison of Runtime Systems for Conservative Parallel Simulation. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1998, pp:123-134 [Conf]
  6. Chu-Cheow Lim, Yoke-Hean Low
    Building a Conservative Parallel Simulation with Existing Component Libraries. [Citation Graph (0, 0)][DBLP]
    LCR, 1998, pp:378-385 [Conf]
  7. Chu-Cheow Lim, Yoke-Hean Low, Boon-Ping Gan, Sanjay Jain, Wentong Cai, Wen-Jing Hsu, Shell-Ying Huang
    Performance Prediction Tools for Parallel Discrete-Event Simulation. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1999, pp:148-155 [Conf]
  8. Stephen John Turner, Wentong Cai, Chu-Cheow Lim, Yoke-Hean Low, Wen-Jing Hsu, Shell-Ying Huang
    A Methodology for Automating the Parallelization of Manufacturing Simulations. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1998, pp:126-133 [Conf]
  9. Ju-Pin Ang, Chu-Cheow Lim
    Practical Considerations in the Use of Multithreading for Parallelising Applications. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1997, pp:78-86 [Conf]
  10. Chu-Cheow Lim, Boon-Ping Gan, Yoke-Hean Low
    Computing Safetime in a Conservative Synchronous Simulation Based on Future Events. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1999, pp:2436-2442 [Conf]
  11. Chen Yang, Yongjian Chen, Xiong Fu, Chu-Cheow Lim, Roy Ju
    POV-Ray Parallelization and Optimization: An Experience Report. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2005, pp:997-1003 [Conf]
  12. Zhao-Hui Du, Chu-Cheow Lim, Xiao-Feng Li, Chen Yang, Qingyu Zhao, Tin-Fook Ngai
    A cost-driven compilation framework for speculative parallelization of sequential programs. [Citation Graph (0, 0)][DBLP]
    PLDI, 2004, pp:71-81 [Conf]
  13. Jerome A. Feldman, Chu-Cheow Lim, Thomas Rauber
    The Shared-Memory Language pSather on a Distributed-Memory Multiprocessor. [Citation Graph (0, 0)][DBLP]
    SIGPLAN Workshop, 1992, pp:17-20 [Conf]
  14. Sanjay Jain, Chu-Cheow Lim, Boon-Ping Gan, Yoke-Hean Low
    Criticality of detailed modeling in semiconductor supply chain simulation. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1999, pp:888-896 [Conf]
  15. Chu-Cheow Lim, Yoke-Hean Low, Boon-Ping Gan, Sanjay Jain
    Implementations of Dispatch Rules in Parallel Manufacturing Simulation. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1998, pp:1591-1598 [Conf]
  16. Rakesh Krishnaiyer, Dattatraya Kulkarni, Daniel M. Lavery, Wei Li, Chu-Cheow Lim, John Ng, David C. Sehr
    An Advanced Optimizer for the IA-64 Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2000, v:20, n:6, pp:60-68 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002