The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andy Nisbet: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Emre Özer, Andy Nisbet, David Gregg
    Stochastic Bit-Width Approximation Using Extreme Value Theory for Customizable Processors. [Citation Graph (0, 0)][DBLP]
    CC, 2004, pp:250-264 [Conf]
  2. Michel Barreteau, François Bodin, Zbigniew Chamski, Henri-Pierre Charles, Christine Eisenbeis, John R. Gurd, Jan Hoogerbrugge, Ping Hu, William Jalby, Toru Kisuki, Peter M. W. Knijnenburg, Paul van der Mark, Andy Nisbet, Michael F. P. O'Boyle, Erven Rohou, André Seznec, Elena Stöhr, Menno Treffers, Harry A. G. Wijshoff
    OCEANS - Optimising Compilers for Embedded Applications. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1999, pp:1171-1175 [Conf]
  3. Michael F. P. O'Boyle, Rupert W. Ford, Andy Nisbet
    Compiler Reduction of Invalidation Traffic in Virtual Shared Memory Systems. [Citation Graph (0, 0)][DBLP]
    Euro-Par, Vol. I, 1996, pp:432-440 [Conf]
  4. Emre Özer, Andy Nisbet, David Gregg
    Automatic Customization of Embedded Applications for Enhanced Performance and Reduced Power Using Optimizing Compiler Techniques. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2004, pp:318-327 [Conf]
  5. Emre Özer, Andy Nisbet, David Gregg
    Fine-Tuning Loop-Level Parallelism for Increasing Performance of DSP Applications on FPGAs. [Citation Graph (0, 0)][DBLP]
    FCCM, 2004, pp:273-274 [Conf]
  6. Milan Tichý, Andy Nisbet, David Gregg
    GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:236- [Conf]
  7. Ken Mayes, James Bridgland, Stuart Quick, Andy Nisbet
    Network Performance in Arena. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1996, pp:1007-1008 [Conf]
  8. Andy Nisbet
    GAPS: A Compiler Framework for Genetic Algorithm (GA) Optimised Parallelisation. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1998, pp:987-989 [Conf]
  9. Andy Nisbet, Rupert W. Ford
    Spinning-on-Coherency: A New VSM Optimisation for Write-Invalidate. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1996, pp:792-797 [Conf]
  10. Owen Callanan, Andy Nisbet, Emre Özer, James Sexton, David Gregg
    FPGA Implementation of a Lattice Quantum Chromodynamics Algorithm Using Logarithmic Arithmetic. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  11. Rupert W. Ford, Andy Nisbet, J. Mark Bull
    User-Level VSM Optimization and its Application. [Citation Graph (0, 0)][DBLP]
    PARA, 1995, pp:223-232 [Conf]
  12. Ken Mayes, Stuart Quick, James Bridgland, Andy Nisbet
    Language- and Application-Oriented Resource Management for Parallel Architectures. [Citation Graph (0, 0)][DBLP]
    ACM SIGOPS European Workshop, 1994, pp:172-177 [Conf]
  13. Andy Nisbet, Simon Dobson
    A Systems Architecture for Sensor Networks Based On Hardware/Software Co-design. [Citation Graph (0, 0)][DBLP]
    WAC, 2004, pp:115-126 [Conf]
  14. David Gregg, Andrew Beatty, Kevin Casey, Brian Davis, Andy Nisbet
    The case for virtual register machines. [Citation Graph (0, 0)][DBLP]
    Sci. Comput. Program., 2005, v:57, n:3, pp:319-338 [Journal]
  15. Owen Callanan, David Gregg, Andy Nisbet, Mike Peardon
    High Performance Scientific Computing Using FPGAs with IEEE Floating Point and Logarithmic Arithmetic for Lattice QCD. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002