The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sid Ahmed Ali Touati: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sid Ahmed Ali Touati
    Register Saturation in Superscalar and VLIW Codes. [Citation Graph (0, 0)][DBLP]
    CC, 2001, pp:213-228 [Conf]
  2. Sid Ahmed Ali Touati, Christine Eisenbeis
    Early Control of Register Pressure for Software Pipelined Loops. [Citation Graph (0, 0)][DBLP]
    CC, 2003, pp:17-32 [Conf]
  3. Sid Ahmed Ali Touati, Denis Barthou
    On the decidability of phase ordering problem in optimizing compilation. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2006, pp:147-156 [Conf]
  4. Sid Ahmed Ali Touati
    Optimal acyclic fine-grain scheduling with cache effects for embedded and real time systems. [Citation Graph (0, 0)][DBLP]
    CODES, 2001, pp:159-164 [Conf]
  5. Christophe Lemuet, William Jalby, Sid Ahmed Ali Touati
    Improving Load/Store Queues Usage in Scientific Computing. [Citation Graph (0, 0)][DBLP]
    ICPP, 2004, pp:38-45 [Conf]
  6. Sid Ahmed Ali Touati
    On the Optimality of Register Saturation. [Citation Graph (0, 0)][DBLP]
    ICPP Workshops, 2004, pp:563-570 [Conf]
  7. William Jalby, Christophe Lemuet, Sid Ahmed Ali Touati
    An efficient memory operations optimization technique for vector loops on Itanium 2 processors. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1485-1508 [Journal]
  8. Sid Ahmed Ali Touati
    On the Optimality of Register Saturation. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:132, n:1, pp:131-148 [Journal]
  9. Sid Ahmed Ali Touati
    Register Saturation in Instruction Level Parallelism. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 2005, v:33, n:4, pp:393-449 [Journal]
  10. Sid Ahmed Ali Touati, Christine Eisenbeis
    Early Periodic Register Allocation on ILP Processors. [Citation Graph (0, 0)][DBLP]
    Parallel Processing Letters, 2004, v:14, n:2, pp:287-313 [Journal]
  11. Johnny Huynh, José Nelson Amaral, Paul Berube, Sid Ahmed Ali Touati
    Evaluation of Offset Assignment Heuristics. [Citation Graph (0, 0)][DBLP]
    HiPEAC, 2007, pp:261-275 [Conf]
  12. Sid Ahmed Ali Touati
    On the Periodic Register Need in Software Pipelining. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:11, pp:1493-1504 [Journal]

  13. On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors. [Citation Graph (, )][DBLP]


  14. Using the Meeting Graph Framework to Minimise Kernel Loop Unrolling for Scheduled Loops. [Citation Graph (, )][DBLP]


  15. Post-pass periodic register allocation to minimise loop unrolling degree. [Citation Graph (, )][DBLP]


  16. Efficient Method for Periodic Task Scheduling with Storage Requirement Minimization. [Citation Graph (, )][DBLP]


  17. Study of Variations of Native Program Execution Times on Multi-Core Architectures. [Citation Graph (, )][DBLP]


Search in 0.201secs, Finished in 0.203secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002