Search the dblp DataBase

Publications of Author

1. Han-Saem Yun, Jihong Kim, Soo-Mook Moon
   A First Step Towards Time Optimal Software Pipelining of Loops with Control Flows. [Citation Graph (0, 0)][DBLP]
   CC, 2001, pp:182-199 [Conf]
   
2. Han-Saem Yun, Jihong Kim, Soo-Mook Moon
   Optimal software pipelining of loops with control flows. [Citation Graph (0, 0)][DBLP]
   ICS, 2002, pp:117-128 [Conf]
   
3. Han-Saem Yun, Jihong Kim
   Power-aware modulo scheduling for high-performance VLIW processors. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2001, pp:40-45 [Conf]
   
4. Suhyun Kim, Soo-Mook Moon, Jinpyo Park, Han-Saem Yun
   Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling. [Citation Graph (0, 0)][DBLP]
   LCPC, 1999, pp:85-99 [Conf]
   
5. Woonseok Kim, Dongkun Shin, Han-Saem Yun, Jihong Kim, Sang Lyul Min
   Performance Comparison of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems. [Citation Graph (0, 0)][DBLP]
   IEEE Real Time Technology and Applications Symposium, 2002, pp:219-228 [Conf]
   
6. Dongkun Shin, Hojun Shim, Yongsoo Joo, Han-Saem Yun, Jihong Kim, Naehyuck Chang
   Energy-Monitoring Tool for Low-Power Embedded Programs. [Citation Graph (0, 0)][DBLP]
   IEEE Design & Test of Computers, 2002, v:19, n:4, pp:7-17 [Journal]
   
7. Han-Saem Yun, Jihong Kim, Soo-Mook Moon
   Time Optimal Software Pipelining of Loops with Control Flows. [Citation Graph (0, 0)][DBLP]
   International Journal of Parallel Programming, 2003, v:31, n:5, pp:339-391 [Journal]
   
8. Han-Saem Yun, Jihong Kim
   On energy-optimal voltage scheduling for fixed-priority hard real-time systems. [Citation Graph (0, 0)][DBLP]
   ACM Trans. Embedded Comput. Syst., 2003, v:2, n:3, pp:393-430 [Journal]
   
9. Woonseok Kim, Dongkun Shin, Han-Saem Yun, Jihong Kim, Sang Lyul Min
   Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems. [Citation Graph (0, 0)][DBLP]
   J. Low Power Electronics, 2005, v:1, n:3, pp:207-216 [Journal]