|
Search the dblp DataBase
Kevin Fan:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Hongtao Zhong, Kevin Fan, Scott A. Mahlke, Michael S. Schlansker
A Distributed Control Path Architecture for VLIW Processors. [Citation Graph (0, 0)][DBLP] IEEE PACT, 2005, pp:197-206 [Conf]
- Kevin Fan, Nathan Clark, Michael L. Chu, K. V. Manjunath, Rajiv A. Ravindran, Mikhail Smelyanskiy, Scott A. Mahlke
Systematic Register Bypass Customization for Application-Specific Processors. [Citation Graph (0, 0)][DBLP] ASAP, 2003, pp:64-74 [Conf]
- Manjunath Kudlur, Kevin Fan, Michael L. Chu, Scott A. Mahlke
Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators. [Citation Graph (0, 0)][DBLP] ASAP, 2004, pp:304-314 [Conf]
- Hyunchul Park, Kevin Fan, Manjunath Kudlur, Scott A. Mahlke
Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. [Citation Graph (0, 0)][DBLP] CASES, 2006, pp:136-146 [Conf]
- Manjunath Kudlur, Kevin Fan, Michael L. Chu, Rajiv A. Ravindran, Nathan Clark, Scott A. Mahlke
FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths. [Citation Graph (0, 0)][DBLP] CGO, 2004, pp:201-212 [Conf]
- Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke
Increasing hardware efficiency with multifunction loop accelerators. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2006, pp:276-281 [Conf]
- Manjunath Kudlur, Kevin Fan, Scott A. Mahlke
Streamroller: : automatic synthesis of prescribed throughput accelerator pipelines. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2006, pp:270-275 [Conf]
- Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke
Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System. [Citation Graph (0, 0)][DBLP] MICRO, 2005, pp:219-232 [Conf]
- Michael L. Chu, Kevin Fan, Scott A. Mahlke
Region-based hierarchical operation partitioning for multicluster processors. [Citation Graph (0, 0)][DBLP] PLDI, 2003, pp:300-311 [Conf]
- Michael L. Chu, Kevin Fan, Rajiv A. Ravindran, Scott A. Mahlke
Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2004, v:24, n:3, pp:10-20 [Journal]
Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. [Citation Graph (, )][DBLP]
Modulo scheduling for highly customized datapaths to increase hardware reusability. [Citation Graph (, )][DBLP]
DVFS in loop accelerators using BLADES. [Citation Graph (, )][DBLP]
Bridging the computation gap between programmable processors and hardwired accelerators. [Citation Graph (, )][DBLP]
Power-efficient medical image processing using PUMA. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|