The SCEAS System
| |||||||

## Search the dblp DataBase
Shiyan Hu:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Shiyan Hu
**A Constant Approximation Algorithm for Maximum Weight Triangulation.**[Citation Graph (0, 0)][DBLP] CCCG, 2003, pp:150-154 [Conf] - Shiyan Hu, Han Huang
**Optimizing Surplus Harmonics Distribution in PWM.**[Citation Graph (0, 0)][DBLP] CIT, 2004, pp:366-375 [Conf] - Shiyan Hu, Charles J. Alpert, Jiang Hu, Shrirang K. Karandikar, Zhuo Li, Weiping Shi, Cliff C. N. Sze
**Fast algorithms for slew constrained minimum cost buffering.**[Citation Graph (0, 0)][DBLP] DAC, 2006, pp:308-313 [Conf] - Shiyan Hu, Qiuyang Li, Jiang Hu, Peng Li
**Steiner network construction for timing critical nets.**[Citation Graph (0, 0)][DBLP] DAC, 2006, pp:379-384 [Conf] - Shiyan Hu
**Document Image Watermarking Based on Weight-Invariant Partition Using Support Vector Machine.**[Citation Graph (0, 0)][DBLP] Document Analysis Systems, 2004, pp:546-554 [Conf] - Zhanyuan Jiang, Shiyan Hu, Jiang Hu, Zhuo Li, Weiping Shi
**A new RLC buffer insertion algorithm.**[Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:553-557 [Conf] - Shiyan Hu, Han Huang, Dariusz Czarkowski
**Hybrid trigonometric differential evolution for optimizing harmonic distribution.**[Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1306-1309 [Conf] - Shiyan Hu
**A New Document Watermarking Algorithm Based on Hybrid Multi-scale Ant Colony System.**[Citation Graph (0, 0)][DBLP] ISCIS, 2004, pp:440-448 [Conf] - Shiyan Hu
**Quantum Neural Network for Image Watermarking.**[Citation Graph (0, 0)][DBLP] ISNN (2), 2004, pp:669-674 [Conf] - Zhanyuan Jiang, Shiyan Hu, Jiang Hu, Weiping Shi
**An Efficient Algorithm for RLC Buffer Insertion.**[Citation Graph (0, 0)][DBLP] ISQED, 2007, pp:171-175 [Conf] - Shiyan Hu
**Key-dependant decomposition based image watermarking.**[Citation Graph (0, 0)][DBLP] ACM Multimedia, 2004, pp:428-431 [Conf] - Shiyan Hu
**A linear time algorithm for max-min length triangulation of a convex polygon.**[Citation Graph (0, 0)][DBLP] Inf. Process. Lett., 2007, v:101, n:5, pp:203-208 [Journal] - Zhanyuan Jiang, Shiyan Hu, Weiping Shi
**A New Twisted Differential Line Structure in Global Bus Design.**[Citation Graph (0, 0)][DBLP] DAC, 2007, pp:180-183 [Conf] - Shiyan Hu, Mahesh Ketkar, Jiang Hu
**Gate Sizing For Cell Library-Based Designs.**[Citation Graph (0, 0)][DBLP] DAC, 2007, pp:847-852 [Conf] - Shiyan Hu, Jiang Hu
**Pattern sensitive placement for manufacturability.**[Citation Graph (0, 0)][DBLP] ISPD, 2007, pp:27-34 [Conf] - Shiyan Hu, Qiuyang Li, Jiang Hu, Peng Li
**Utilizing Redundancy for Timing Critical Interconnect.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2007, v:15, n:10, pp:1067-1080 [Journal] **A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion.**[Citation Graph (, )][DBLP]**Parallel hierarchical cross entropy optimization for on-chip decap budgeting.**[Citation Graph (, )][DBLP]**Unified adaptivity optimization of clock and logic signals.**[Citation Graph (, )][DBLP]**A polynomial time approximation scheme for timing constrained minimum cost layer assignment.**[Citation Graph (, )][DBLP]**The epsilon-approximation to discrete VT assignment for leakage power minimization.**[Citation Graph (, )][DBLP]**Fast interconnect synthesis with layer assignment.**[Citation Graph (, )][DBLP]**A faster approximation scheme for timing driven minimum cost layer assignment.**[Citation Graph (, )][DBLP]**Ultra-fast interconnect driven cell cloning for minimizing critical path delay.**[Citation Graph (, )][DBLP]**Fast characterization of parameterized cell library.**[Citation Graph (, )][DBLP]**Adaptive task allocation for multiprocessor SoCs.**[Citation Graph (, )][DBLP]
Search in 0.015secs, Finished in 0.017secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |