Search the dblp DataBase

Publications of Author

1. David Abramson, Amanda Lynch, Hiroshi Takemiya, Yusuke Tanimura, Susumu Date, Haruki Nakamura, Karpjoo Jeong, Suntae Hwang, Ji Zhu, Zhonghua Lu, Céline Amoreira, Kim Baldridge, Hurng-Chun Lee, Chi-Wei Wang, Horng-Liang Shih, Tomas E. Molina, Wilfred W. Li, Peter W. Arzberger
   Deploying Scientific Applications to the PRAGMA Grid Testbed: Strategies and Lessons. [Citation Graph (0, 0)][DBLP]
   CCGRID, 2006, pp:241-248 [Conf]
   
2. Jeffrey J. Cook, Derek B. Gottlieb, Joshua D. Walstrom, Steve Ferrera, Chi-Wei Wang, Nicholas P. Carter
   Mapping Algorithms to the Amalgam Programmable-Reconfigurable Processor. [Citation Graph (0, 0)][DBLP]
   FCCM, 2002, pp:311-0 [Conf]
   
3. Joshua D. Walstrom, Jeffrey J. Cook, Derek B. Gottlieb, Steve Ferrera, Chi-Wei Wang, Nicholas P. Carter
   The Design of the Amalgam Reconfigurable Cluster. [Citation Graph (0, 0)][DBLP]
   FCCM, 2002, pp:309-310 [Conf]
   
4. Richard B. Kujoth, Chi-Wei Wang, Derek B. Gottlieb, Jeffrey J. Cook, Nicholas P. Carter
   A reconfigurable unit for a clustered programmable-reconfigurable processor. [Citation Graph (0, 0)][DBLP]
   FPGA, 2004, pp:200-209 [Conf]
   
5. Chi-Wei Wang, Nicholas P. Carter, Richard B. Kujoth, Jeffrey J. Cook, Derek B. Gottlieb
   Exploiting Pipelining to Tolerate Wire Delays in a Programmable-Reconfigurable Processor. [Citation Graph (0, 0)][DBLP]
   FPL, 2005, pp:57-64 [Conf]
   
6. Richard B. Kujoth, Chi-Wei Wang, Jeffrey J. Cook, Derek B. Gottlieb, Nicholas P. Carter
   A wire delay-tolerant reconfigurable unit for a clustered programmable-reconfigurable processor. [Citation Graph (0, 0)][DBLP]
   Microprocessors and Microsystems, 2007, v:31, n:2, pp:146-159 [Journal]
   
7. 
   An Automated Image-Based Cell Counter. [Citation Graph (, )][DBLP]