Null Conventional Logic (NCL) Implementation of a Bit-Wise Pipeline Dual-Rail (NCL) 2 (to the power of) S Complement Multiplier. [Citation Graph (, )][DBLP]
Nanofabric PLA architecture with Redundancy Enhancement. [Citation Graph (, )][DBLP]
Testing of Asynchronous NULL Conventional Logic (NCL) Circuits in Synchronous-Based Design. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP