The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mitchell J. Myjak: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Daniel R. Blum, Mitchell J. Myjak, José G. Delgado-Frias
    Enhanced Fault-Tolerant Data Latches for Deep Submicron CMOS. [Citation Graph (0, 0)][DBLP]
    CDES, 2005, pp:28-34 [Conf]
  2. Mitchell J. Myjak, José G. Delgado-Frias
    A Symmetric Differential Clock Generator for Bit-Serial Hardware. [Citation Graph (0, 0)][DBLP]
    CDES, 2005, pp:159-164 [Conf]
  3. Mitchell J. Myjak, Fredrick L. Anderson, José G. Delgado-Frias
    H-Tree Interconnection Structure for Reconfigurable DSP Hardware. [Citation Graph (0, 0)][DBLP]
    ERSA, 2004, pp:170-176 [Conf]
  4. Mitchell J. Myjak, José G. Delgado-Frias
    Pipelined Multipliers for Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  5. Mitchell J. Myjak, José G. Delgado-Frias
    A Two-Level Reconfigurable Architecture for Digital Signal Processing. [Citation Graph (0, 0)][DBLP]
    VLSI, 2003, pp:21-27 [Conf]
  6. Mitchell J. Myjak, José G. Delgado-Frias
    Superpipelined reconfigurable hardware for DSP. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002