The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Suryanarayana Tatapudi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Suryanarayana Tatapudi, José G. Delgado-Frias
    A Pipelined Multiplier Using A Hybrid Wave-Pipelining Scheme. [Citation Graph (0, 0)][DBLP]
    CDES, 2005, pp:191-197 [Conf]
  2. Suryanarayana Tatapudi, José G. Delgado-Frias
    A High Performance Hybrid Wave-Pipelined Multiplier. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:282-283 [Conf]
  3. Suryanarayana Tatapudi, Valeriu Beiu
    Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL). [Citation Graph (0, 0)][DBLP]
    IWANN (2), 2003, pp:49-56 [Conf]
  4. Suryanarayana Tatapudi, José G. Delgado-Frias
    A mesochronous pipeline scheme for high performance low power digital systems. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002