Search the dblp DataBase

Publications of Author

1. Tsozen Yeh, Joseph Arul, Kuo-Hsin Tien, I-Fan Chen, Jia-Shian Wu
   Improving the System Performance by a Dynamic File Prediction Model. [Citation Graph (0, 0)][DBLP]
   CDES, 2006, pp:182-188 [Conf]
   
2. Grace J. Hwang, Joseph Arul, Eric Lin, Chung-Yun Hung
   Design and Multithreading Implementation of the Wave-Front Algorithm for Constructing Voronoi Diagrams. [Citation Graph (0, 0)][DBLP]
   ICA3PP, 2005, pp:257-266 [Conf]
   
3. Krishna M. Kavi, Hyong-Shik Kim, Joseph Arul, Ali R. Hurson
   A Decoupled Scheduled Dataflow Multithreaded Architecture. [Citation Graph (0, 0)][DBLP]
   ISPAN, 1999, pp:138-143 [Conf]
   
4. Joseph Arul, Nathan Pathi, K. Thirusangu, Mary John
   On Tensions and Causes for School Dropouts - An Induced Linked Fuzzy Relational Mapping (ILFRM) Analysis. [Citation Graph (0, 0)][DBLP]
   JCIS, 2006, pp:- [Conf]
   
5. Krishna M. Kavi, Joseph Arul, Roberto Giorgi
   Execution and Cache Performance of the Scheduled Dataflow Architecture. [Citation Graph (0, 0)][DBLP]
   J. UCS, 2000, v:6, n:10, pp:948-967 [Journal]
   
6. Krishna M. Kavi, Roberto Giorgi, Joseph Arul
   Scheduled Dataflow: Execution Paradigm, Architecture, and Performance Evaluation. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Computers, 2001, v:50, n:8, pp:834-846 [Journal]
   
7. Jenn-Wei Lin, Joseph Arul
   An Efficient Fault-Tolerant Approach for Mobile IP in Wireless Systems. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Mob. Comput., 2003, v:2, n:3, pp:207-220 [Journal]
   
8. Krishna M. Kavi, Joseph Arul, Roberto Giorgi
   Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications. [Citation Graph (0, 0)][DBLP]
   ISCA PDCS, 2001, pp:365-371 [Conf]
   
9. 
   Using File Grouping to Improve the Disk Performance (Extended Abstract). [Citation Graph (, )][DBLP]
   
   
10. 
    An Efficient Non-blocking Multithreaded Embedded System. [Citation Graph (, )][DBLP]