Search the dblp DataBase

Publications of Author

1. Tudor Murgan, Mihail Petrov, Mateusz Majer, Peter Zipf, Manfred Glesner, Ulrich Heinkel, Jörg Pleickhardt, Bernd Bleisteiner
   Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing. [Citation Graph (0, 0)][DBLP]
   Conf. Computing Frontiers, 2004, pp:404-418 [Conf]
   
2. Manfred Glesner, Thomas Hollstein, Leandro Soares Indrusiak, Peter Zipf, Thilo Pionteck, Mihail Petrov, Heiko Zimmer, Tudor Murgan
   Reconfigurable platforms for ubiquitous computing. [Citation Graph (0, 0)][DBLP]
   Conf. Computing Frontiers, 2004, pp:377-389 [Conf]
   
3. Tudor Murgan, Mihail Petrov, Alberto García Ortiz, Ralf Ludewig, Peter Zipf, Thomas Hollstein, Manfred Glesner, Bernard Ölkrug, Jörg Brakensiek
   Evaluation and Run-Time Optimization of On-chip Communication Structures in Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
   FPL, 2003, pp:1111-1114 [Conf]
   
4. Mihail Petrov, Tudor Murgan, F. May, Martin Vorbach, Peter Zipf, Manfred Glesner
   The XPP Architecture and Its Co-simulation Within the Simulink Environment. [Citation Graph (0, 0)][DBLP]
   FPL, 2004, pp:761-770 [Conf]
   
5. Mihail Petrov, Manfred Glesner
   Optimal FFT Architecture Selection for OFDM Receivers on FPGA. [Citation Graph (0, 0)][DBLP]
   FPT, 2005, pp:313-314 [Conf]
   
6. Mihail Petrov, Manfred Glesner
   A State-Serial Viterbi Decoder Architecture for Digital Radio on FPGA. [Citation Graph (0, 0)][DBLP]
   FPT, 2005, pp:323-324 [Conf]
   
7. Alberto García Ortiz, Tudor Murgan, Mihail Petrov, Manfred Glesner
   A linear model for high-level delay estimation in VDSM on-chip interconnects. [Citation Graph (0, 0)][DBLP]
   ISCAS (2), 2005, pp:1078-1081 [Conf]
   
8. Mihail Petrov, Tudor Murgan, Abdulfattah Mohammad Obeid, Cristian Chitu, Peter Zipf, Jörg Brakensiek, Manfred Glesner
   Dynamic power optimization of the trace-back process for the Viterbi algorithm. [Citation Graph (0, 0)][DBLP]
   ISCAS (2), 2004, pp:721-724 [Conf]
   
9. Tudor Murgan, Alberto García Ortiz, Clemens Schlachta, Heiko Zimmer, Mihail Petrov, Manfred Glesner
   On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects. [Citation Graph (0, 0)][DBLP]
   PATMOS, 2004, pp:819-828 [Conf]
   
10. Manfred Glesner, Heiko Hinkelmann, Thomas Hollstein, Leandro Soares Indrusiak, Tudor Murgan, Abdulfattah Mohammad Obeid, Mihail Petrov, Thilo Pionteck, Peter Zipf
    Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2005, pp:12-21 [Conf]
    
11. Tudor Murgan, Clemens Schlachta, Mihail Petrov, Leandro Soares Indrusiak, Alberto García Ortiz, Manfred Glesner, Ricardo A. L. Reis
    Accurate capture of timing parameters in inductively-coupled on-chip interconnects. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2004, pp:117-122 [Conf]
    
12. Mihail Petrov, Abdulfattah Mohammad Obeid, Tudor Murgan, Peter Zipf, Jörg Brakensiek, Bernard Ölkrug, Manfred Glesner
    An Adaptive Trace-Back Solution for State-Parallel Viterbi Decoders. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:167-0 [Conf]
    
13. 
    An Efficient Fractional-Rate Interpolation Architecture. [Citation Graph (, )][DBLP]
    
    
14. 
    A Scalable Resampling Architecture. [Citation Graph (, )][DBLP]