The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Pepijn J. de Langen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Pepijn J. de Langen, Ben H. H. Juurlink
    Reducing traffic generated by conflict misses in caches. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2004, pp:235-239 [Conf]
  2. Ben H. H. Juurlink, Pepijn J. de Langen
    Dynamic techniques to reduce memory traffic in embedded systems. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2004, pp:192-201 [Conf]
  3. Pepijn J. de Langen, Ben H. H. Juurlink
    Leakage-aware multiprocessor scheduling for low power. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  4. Pepijn J. de Langen, Ben H. H. Juurlink
    Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2007, pp:75-85 [Conf]

  5. Memory copies in multi-level memory systems. [Citation Graph (, )][DBLP]


  6. Limiting the number of dirty cache lines. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002