The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

José Luís Almada Güntzel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ricardo Reis, Fernanda Lima Kastensmidt, José Luís Almada Güntzel
    Physical design methodologies for performance predictability and manufacturability. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2004, pp:390-397 [Conf]
  2. Fernanda Lima, Marcelo O. Johann, José Luís Almada Güntzel, Eduardo D'Avila, Luigi Carro, Ricardo Augusto da Luz Reis
    Designing a Mask Programmable Matrix for Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    VLSI, 1999, pp:439-446 [Conf]
  3. Daniel Lima Ferrão, Ricardo Reis, José Luís Almada Güntzel
    Considering Zero-Arrival Time and Block-Arrival Time in Hierarchical Functional Timing Analysis. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:301-310 [Conf]
  4. Fabricio B. Bastian, Cristiano Lazzari, José Luís Almada Güntzel, Ricardo Reis
    A New Transistor Folding Algorithm Applied to an Automatic Full-Custom Layout Generation Tool. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:732-741 [Conf]
  5. David Guerrero, Gustavo Wilke, José Luís Almada Güntzel, Manuel J. Bellido, Jorge Juan-Chico, Paulino Ruiz-de-Clavijo, Alejandro Millán
    Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:501-510 [Conf]
  6. Cristiano Santos, Gustavo Wilke, Cristiano Lazzari, Ricardo Reis, José Luís Almada Güntzel
    A Transistor Sizing Method Applied to an Automatic Layout Generation Tool. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:303-0 [Conf]
  7. Daniel Lima Ferrão, Gustavo Wilke, Ricardo Augusto da Luz Reis, José Luís Almada Güntzel
    Improving Critical Path Identification in Functional Timing Analysis. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:297-302 [Conf]
  8. Cristiano Lazzari, Cristiano Viana Domingues, José Luís Almada Güntzel, Ricardo Augusto da Luz Reis
    A New Macro-cell Generation Strategy for three metal layer CMOS Technologies. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:193-197 [Conf]
  9. José Luís Almada Güntzel, Ricardo Augusto da Luz Reis
    Análise de Timing Funcional de Circuitos VLSI Contendo Portas Complexas. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:111-142 [Journal]

Search in 0.006secs, Finished in 0.007secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002