The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alberto Ros: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alberto Ros, Manuel E. Acacio, José M. García
    An efficient cache design for scalable glueless shared-memory multiprocessors. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2006, pp:321-330 [Conf]
  2. Alberto Ros, Manuel E. Acacio, José M. García
    A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2005, pp:582-591 [Conf]

  3. Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs. [Citation Graph (, )][DBLP]


  4. Scalable Directory Organization for Tiled CMP Architectures. [Citation Graph (, )][DBLP]


  5. Distance-aware round-robin mapping for large NUCA caches. [Citation Graph (, )][DBLP]


  6. Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors. [Citation Graph (, )][DBLP]


  7. DiCo-CMP: Efficient cache coherency in tiled CMP architectures. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002