|
Search the dblp DataBase
Valentin Puente:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Marco Galluzzi, Valentin Puente, Adrián Cristal, Ramón Beivide, José-Ángel Gregorio, Mateo Valero
A first glance at Kilo-instruction based multiprocessors. [Citation Graph (0, 0)][DBLP] Conf. Computing Frontiers, 2004, pp:212-221 [Conf]
- Andres Ibañez, Valentin Puente, José A. Gregorio, Ramón Beivide
A New Communication Mechanism for Cluster Computing. [Citation Graph (0, 0)][DBLP] Euro-Par, 2001, pp:793-800 [Conf]
- José Miguel-Alonso, José A. Gregorio, Valentin Puente, Fernando Vallejo, Ramón Beivide
Load Unbalance in k-ary n-Cube Networks. [Citation Graph (0, 0)][DBLP] Euro-Par, 2004, pp:900-907 [Conf]
- Valentin Puente, José A. Gregorio, Cruz Izu, Ramón Beivide
Impact of the Head-of-Line Blocking on Parallel Computer Networks: Hardware to Applications. [Citation Graph (0, 0)][DBLP] Euro-Par, 1999, pp:1222-1230 [Conf]
- Valentin Puente, Ramón Beivide, José A. Gregorio, J. M. Prellezo, José Duato, Cruz Izu
Adaptive Bubble Router: A Design to Improve Performance in Torus Networks. [Citation Graph (0, 0)][DBLP] ICPP, 1999, pp:58-0 [Conf]
- Valentin Puente, José A. Gregorio, Cruz Izu, Ramón Beivide, Fernando Vallejo
Low-level router design and its impact on supercomputer system performance. [Citation Graph (0, 0)][DBLP] International Conference on Supercomputing, 1999, pp:193-201 [Conf]
- Valentin Puente, Cruz Izu, José A. Gregorio, Ramón Beivide, J. M. Prellezo, Fernando Vallejo
Improving parallel system performance by changing the arrangement of the network links. [Citation Graph (0, 0)][DBLP] ICS, 2000, pp:44-53 [Conf]
- Valentin Puente, José A. Gregorio, Ramón Beivide, Fernando Vallejo
A Low Cost Fault Tolerant Packet Routing for Parallel Computers. [Citation Graph (0, 0)][DBLP] IPDPS, 2003, pp:45- [Conf]
- Valentin Puente, José A. Gregorio, Fernando Vallejo, Ramón Beivide
Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism. [Citation Graph (0, 0)][DBLP] ISCA, 2004, pp:198-211 [Conf]
- Luis A. Amigo, Valentin Puente, José-Ángel Gregorio
Simulation Methodology for Decision Support Workloads. [Citation Graph (0, 0)][DBLP] PDP, 2004, pp:120-125 [Conf]
- Valentin Puente, José A. Gregorio, Ramón Beivide
SICOSYS: An Integrated Framework for studying Interconnection Network Performance in Multiprocessor Systems. [Citation Graph (0, 0)][DBLP] PDP, 2002, pp:15-22 [Conf]
- Valentin Puente, José A. Gregorio, Ramón Beivide, Fernando Vallejo, Andres Ibañez
A new routing mechanism for networks with irregular topology. [Citation Graph (0, 0)][DBLP] SC, 2001, pp:31- [Conf]
- Marco Galluzzi, Ramón Beivide, Valentin Puente, José-Ángel Gregorio, Adrián Cristal, Mateo Valero
Evaluating kilo-instruction multiprocessors. [Citation Graph (0, 0)][DBLP] WMPI, 2004, pp:72-79 [Conf]
- Valentin Puente, Cruz Izu, Ramón Beivide, José A. Gregorio, Fernando Vallejo, J. M. Prellezo
The Adaptive Bubble Router. [Citation Graph (0, 0)][DBLP] J. Parallel Distrib. Comput., 2001, v:61, n:9, pp:1180-1208 [Journal]
- Valentin Puente, José A. Gregorio, Fernando Vallejo, Ramón Beivide, Cruz Izu
High-performance adaptive routing for networks with arbitrary topology. [Citation Graph (0, 0)][DBLP] Journal of Systems Architecture, 2006, v:52, n:6, pp:345-358 [Journal]
- Valentin Puente, José A. Gregorio, Ramón Beivide, Cruz Izu
On the Design of a High-Performance Adaptive Router for CC-NUMA Multiprocessors. [Citation Graph (0, 0)][DBLP] IEEE Trans. Parallel Distrib. Syst., 2003, v:14, n:5, pp:487-501 [Journal]
- Valentin Puente, José-Ángel Gregorio
Immucube: Scalable Fault-Tolerant Routing for k-ary n-cube Networks. [Citation Graph (0, 0)][DBLP] IEEE Trans. Parallel Distrib. Syst., 2007, v:18, n:6, pp:776-788 [Journal]
- Pablo Abad, Valentin Puente, José-Ángel Gregorio, Pablo Prieto
Rotary router: an efficient architecture for CMP interconnection networks. [Citation Graph (0, 0)][DBLP] ISCA, 2007, pp:116-125 [Conf]
MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. [Citation Graph (, )][DBLP]
Reducing the Interconnection Network Cost of Chip Multiprocessors. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.304secs
|