The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jaeheon Jeong: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jaeheon Jeong, Per Stenström, Michel Dubois
    Simple penalty-sensitive replacement policies for caches. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2006, pp:341-352 [Conf]
  2. Koray Öner, Luiz André Barroso, Sasan Iman, Jaeheon Jeong, Krishnan Ramamurthy, Michel Dubois
    The Design of RPM: An FPGA-based Multiprocessor Emulator. [Citation Graph (0, 0)][DBLP]
    FPGA, 1995, pp:60-66 [Conf]
  3. Jaeheon Jeong, Michel Dubois
    Cost-Sensitive Cache Replacement Algorithms. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:327-0 [Conf]
  4. Jaeheon Jeong, Michel Dubois
    Optimal Replacements in Caches with Two Miss Costs. [Citation Graph (0, 0)][DBLP]
    SPAA, 1999, pp:155-164 [Conf]
  5. Luiz André Barroso, Sasan Iman, Jaeheon Jeong, Koray Öner, Michel Dubois
    RPM: A Rapid Prototyping Engine for Multiprocessor Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1995, v:28, n:2, pp:26-34 [Journal]
  6. Michel Dubois, Jaeheon Jeong, Yong Ho Song, Adrian Moga
    Rapid Hardware Prototyping on RPM-2. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1998, v:15, n:3, pp:112-118 [Journal]
  7. Michel Dubois, Jaeheon Jeong, Ashwini K. Nanda
    Shared cache architectures for decision support systems. [Citation Graph (0, 0)][DBLP]
    Perform. Eval., 2002, v:49, n:1/4, pp:283-298 [Journal]
  8. Jaeheon Jeong, Michel Dubois
    Cache Replacement Algorithms with Nonuniform Miss Costs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:4, pp:353-365 [Journal]

  9. Augmenting Exercise Systems with Virtual Exercise Environment. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002