Search the dblp DataBase

Publications of Author

1. Shinichi Yamagiwa, Leonel Sousa, Diogo Antão
   Data buffering optimization methods toward a uniform programming interface for gpu-based applications. [Citation Graph (0, 0)][DBLP]
   Conf. Computing Frontiers, 2007, pp:205-212 [Conf]
   
2. Shinichi Yamagiwa, Leonel Sousa
   Design and implementation of a stream-based distributedcomputing platform using graphics processing units. [Citation Graph (0, 0)][DBLP]
   Conf. Computing Frontiers, 2007, pp:197-204 [Conf]
   
3. Shinichi Yamagiwa, Masaaki Ono, Takeshi Yamazaki, Pusit Kulkasem, Masayuki Hirota, Koichi Wada
   Maestro-Link: A High Performance Interconnect for PC Cluster. [Citation Graph (0, 0)][DBLP]
   FPL, 1998, pp:421-425 [Conf]
   
4. Kevin Ferreira, Shinichi Yamagiwa, Leonel Sousa, Keiichi Aoki, Koichi Wada, Luis Miguel Campos
   Distributed Shared Memory System Based on the Maestro2 High Performance Cluster Network. [Citation Graph (0, 0)][DBLP]
   ISPDC/HeteroPar, 2004, pp:91-96 [Conf]
   
5. Shinichi Yamagiwa, Keiichi Aoki, Koichi Wada
   Active Zero-copy: A performance study of non-deterministic messaging. [Citation Graph (0, 0)][DBLP]
   ISPDC, 2005, pp:325-332 [Conf]
   
6. Ricardo Guapo, Leonel Sousa, Shinichi Yamagiwa
   On the Implementation and Evaluation of Berkeley Sockets on Maestro2 cluster computing environment. [Citation Graph (0, 0)][DBLP]
   ISPDC, 2005, pp:317-324 [Conf]
   
7. Keiichi Aoki, Koichi Wada, Masaaki Ono, Shinichi Yamagiwa
   High Performance Message Passing Library for Maestro2 Cluster Network. [Citation Graph (0, 0)][DBLP]
   Parallel and Distributed Computing and Networks, 2005, pp:199-204 [Conf]
   
8. Shinichi Yamagiwa, Keiichi Aoki, Koichi Wada
   Performance Enhancement of Inter-Cluster Communication with Software-based Data Compression Link Layer. [Citation Graph (0, 0)][DBLP]
   IASTED PDCS, 2005, pp:516-523 [Conf]
   
9. Koichi Wada, Shinichi Yamagiwa, Munehiro Fukuda
   High Performance Network of PC Cluster Maestro. [Citation Graph (0, 0)][DBLP]
   Cluster Computing, 2002, v:5, n:1, pp:33-42 [Journal]
   
10. Shinichi Yamagiwa, Leonel Sousa, Kevin Ferreira, Keiichi Aoki, Masaaki Ono, Koichi Wada
    Maestro2: Experimental Evaluation of Communication Performance Improvement Techniques in the Link Layer. [Citation Graph (0, 0)][DBLP]
    Journal of Interconnection Networks, 2006, v:7, n:2, pp:295-318 [Journal]
    
11. 
    Design and Performance of Maestro Cluster Network. [Citation Graph (, )][DBLP]
    
    
12. 
    Design and implementation of a tool for modeling and programming deadlock free meta-pipeline applications. [Citation Graph (, )][DBLP]
    
    
13. 
    Performance study of interference on GPU and CPU resources with multiple applications. [Citation Graph (, )][DBLP]
    
    
14. 
    Meta-Pipeline: A New Execution Mechanism for Distributed Pipeline Processing. [Citation Graph (, )][DBLP]
    
    
15. 
    Heuristic Optimization Methods for Improving Performance of Recursive General Purpose Applications on GPUs. [Citation Graph (, )][DBLP]
    
    
16. 
    CaravelaMPI: Message Passing Interface for Parallel GPU-Based Applications. [Citation Graph (, )][DBLP]
    
    
17. 
    Performance Acceleration for Video Synthesizing Software Targeted to Sports Training Using Multicore Processor. [Citation Graph (, )][DBLP]
    
    
18. 
    Caravela: A Novel Stream-Based Distributed Computing Environment. [Citation Graph (, )][DBLP]