The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ellen Sentovich: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gérard Berry, Ellen Sentovich
    Multiclock Esterel. [Citation Graph (0, 0)][DBLP]
    CHARME, 2001, pp:110-125 [Conf]
  2. Massimiliano Chiodo, Paolo Giusto, Attila Jurecska, Luciano Lavagno, Harry Hsieh, Kei Suzuki, Alberto L. Sangiovanni-Vincentelli, Ellen Sentovich
    Synthesis of Software Programs for Embedded Control Applications. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:587-592 [Conf]
  3. Olivier Coudert, Igor L. Markov, Christoph Meinel, Ellen Sentovich
    Web-based frameworks to enable CAD RD (abstract). [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:711- [Conf]
  4. Youpyo Hong, Peter A. Beerel, Luciano Lavagno, Ellen Sentovich
    Don't Care-Based BDD Minimization for Embedded Software. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:506-509 [Conf]
  5. Luciano Lavagno, Ellen Sentovich
    ECL: A Specification Environment for System-Level Design. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:511-516 [Conf]
  6. Ellen Sentovich, Jaswinder Ahuja, Paul Lippe, Bernie Rosenthal
    Competitive strategies for the electronics industry. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:264- [Conf]
  7. Ellen Sentovich, Raul Camposano, Jim Douglas, Aurangzeb Khan
    Business models in IP, software licensing, and services. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:264- [Conf]
  8. Ellen Sentovich, Horia Toma, Gérard Berry
    Efficient Latch Optimization Using Exclusive Sets. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:8-11 [Conf]
  9. Ellen Sentovich
    A Brief Study of BDD Package Performance. [Citation Graph (0, 0)][DBLP]
    FMCAD, 1996, pp:389-403 [Conf]
  10. Kaushik Ravindran, Andreas Kuehlmann, Ellen Sentovich
    Multi-Domain Clock Skew Scheduling. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2003, pp:801-808 [Conf]
  11. Ellen Sentovich, David L. Dill, Serdar Tasiran
    Formal verification meets simulation (tutorial abstract). [Citation Graph (0, 0)][DBLP]
    ICCAD, 1999, pp:221- [Conf]
  12. Ellen Sentovich, Horia Toma, Gérard Berry
    Latch optimization in circuits generated from high-level descriptions. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1996, pp:428-435 [Conf]
  13. Gianpiero Cabodi, Luciano Lavagno, Enrico Macii, Massimo Poncino, Stefano Quer, Paolo Camurati, Ellen Sentovich
    Enhancing FSM Traversal by Temporary Re-Encoding. [Citation Graph (0, 0)][DBLP]
    ICCD, 1996, pp:6-11 [Conf]
  14. Ellen Sentovich, Robert K. Brayton
    An Exact Optimization of Two-Level Acyclic Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:242-249 [Conf]
  15. Ellen Sentovich, Kanwar Jit Singh, Cho W. Moon, Hamid Savoj, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
    Sequential Circuit Design Using Synthesis and Optimization. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:328-333 [Conf]
  16. Ellen Sentovich
    Quick Conservative Causality Analysis. [Citation Graph (0, 0)][DBLP]
    ISSS, 1997, pp:2-8 [Conf]
  17. Ellen Sentovich, Robert K. Brayton
    Preserving Don't Care Conditions During Retiming. [Citation Graph (0, 0)][DBLP]
    VLSI, 1991, pp:461-470 [Conf]
  18. Gérard Berry, Ellen Sentovich
    An Implementation of Constructive Synchronous Programs in POLIS. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2000, v:17, n:2, pp:135-161 [Journal]
  19. Stefano Quer, Gianpiero Cabodi, Paolo Camurati, Luciano Lavagno, Ellen Sentovich, Robert K. Brayton
    Verification of Similar FSMs by Mixing Incremental Re-encoding, Reachability Analysis, and Combinational Checks. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2000, v:17, n:2, pp:107-134 [Journal]
  20. Felice Balarin, Massimiliano Chiodo, Paolo Giusto, Harry Hsieh, Attila Jurecska, Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli, Ellen Sentovich, Kei Suzuki
    Synthesis of software programs for embedded control applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:6, pp:834-849 [Journal]

  21. SAT-based protein design. [Citation Graph (, )][DBLP]


Search in 0.134secs, Finished in 0.135secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002