Search the dblp DataBase
Jeremy Casas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Alan J. Hu, Jeremy Casas, Jin Yang
Reasoning about GSTE Assertion Graphs. [Citation Graph (0, 0)][DBLP]
CHARME, 2003, pp:170-184 [Conf] - Venkatram Krishnaswamy, Jeremy Casas, Thomas Tetzlaff
A switch level fault simulation environment. [Citation Graph (0, 0)][DBLP]
DAC, 2000, pp:780-785 [Conf] - Alan J. Hu, Jeremy Casas, Jin Yang
Efficient Generation of Monitor Circuits for GSTE Assertion Graphs. [Citation Graph (0, 0)][DBLP]
ICCAD, 2003, pp:154-160 [Conf] - Jeremy Casas, Ravi B. Konuru, Steve W. Otto, Robert M. Prouty, Jonathan Walpole
Adaptive load migration systems for PVM. [Citation Graph (0, 0)][DBLP]
SC, 1994, pp:390-399 [Conf] - Jeremy Casas, Hannah Honghua Yang, Manpreet Khaira, Mandar Joshi, Thomas Tetzlaff, Steve W. Otto, Erik Seligman
Logic Verification of Very Large Circuits Using Shark. [Citation Graph (0, 0)][DBLP]
VLSI Design, 1999, pp:310-317 [Conf] - Jeremy Casas, Dan L. Clark, Ravi B. Konuru, Steve W. Otto, Robert M. Prouty, Jonathan Walpole
MPVM: A Migration Transparent Version of PVM. [Citation Graph (0, 0)][DBLP]
Computing Systems, 1995, v:8, n:2, pp:171-216 [Journal]
Search in 0.003secs, Finished in 0.004secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002