The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mario Barbacci: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mario Barbacci
    Real Time Distributed Systems. [Citation Graph (0, 0)][DBLP]
    CHDL, 1993, pp:3-12 [Conf]
  2. Mario Barbacci, Jeannette M. Wing
    A Language for Distributed Applications. [Citation Graph (0, 0)][DBLP]
    ICCL, 1990, pp:59-68 [Conf]
  3. Mario Barbacci, Dennis L. Doubleday, Charles B. Weinstock
    Application-Level Programming. [Citation Graph (0, 0)][DBLP]
    ICDCS, 1990, pp:458-465 [Conf]
  4. Rick Kazman, Mark H. Klein, Mario Barbacci, Thomas A. Longstaff, Howard F. Lipson, S. Jeromy Carrière
    The Architecture Tradeoff Analysis Method. [Citation Graph (0, 0)][DBLP]
    ICECCS, 1998, pp:68-78 [Conf]
  5. Nenad Ivezic, Mario Barbacci, John Robert, Don Libes, Thomas E. Potok
    An Analysis of a Supply Chain Management Agent Architecture. [Citation Graph (0, 0)][DBLP]
    ICMAS, 2000, pp:401-402 [Conf]
  6. Mario Barbacci, Jeannette M. Wing
    DURRA : A Task-Level Description Language. [Citation Graph (0, 0)][DBLP]
    ICPP, 1987, pp:370-376 [Conf]
  7. Mario Barbacci, Charles B. Weinstock, Jeannette M. Wing
    Programming at the Processor-Memory-Switch Level. [Citation Graph (0, 0)][DBLP]
    ICSE, 1988, pp:19-29 [Conf]
  8. Rick Kazman, Mario Barbacci, Mark Klein, S. Jeromy Carrière, Steven G. Woods
    Experience with Performing Architecture Tradeoff Analysis. [Citation Graph (0, 0)][DBLP]
    ICSE, 1999, pp:54-63 [Conf]
  9. Robert Piloty, Mario Barbacci, Dominique Borrione, Donald L. Dietmeyer, Frederick J. Hill, Patrick Skelly
    An Overview of CONLAN: A Formal Construction Method for Hardware Description Language. [Citation Graph (0, 0)][DBLP]
    IFIP Congress, 1980, pp:199-204 [Conf]
  10. Mario Barbacci, Daniel P. Siewiorek
    Automated Exploration of the Design Space for Register Transfer (RT) Systems. [Citation Graph (0, 0)][DBLP]
    ISCA, 1973, pp:101-106 [Conf]
  11. Mario Barbacci, Jeannette M. Wing
    Specifying Functional and Timing Behavior for Real-Time Applications. [Citation Graph (0, 0)][DBLP]
    PARLE (2), 1987, pp:124-140 [Conf]
  12. Mark H. Klein, Rick Kazman, Leonard J. Bass, S. Jeromy Carrière, Mario Barbacci, Howard F. Lipson
    Attribute-Based Architecture Styles. [Citation Graph (0, 0)][DBLP]
    WICSA, 1999, pp:225-244 [Conf]
  13. Jovan Djordjevic, Mario Barbacci, Brad Hosler
    A PMS Level Notation for the Description and Simulation of Digital Systems. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1985, v:28, n:4, pp:357-365 [Journal]
  14. James R. Cordy, Mario Barbacci
    Introduction to the Special Issue on ICCL '92. [Citation Graph (0, 0)][DBLP]
    Comput. Lang., 1993, v:19, n:2, pp:63-64 [Journal]
  15. Mario Barbacci
    Panel Presents First Four Recommendations Aimed at Establisting Software Engineering as a Profession. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1994, v:27, n:2, pp:80-82 [Journal]
  16. Mario Barbacci, Dennis L. Doubleday, Charles B. Weinstock, Jeannette M. Wing
    Developing Applications for Heterogeneous Machine Networks: The Durra Network. [Citation Graph (0, 0)][DBLP]
    Computing Systems, 1989, v:2, n:1, pp:7-35 [Journal]
  17. Yaohan Chu, Donald L. Dietmeyer, James R. Duley, Fredrick J. Hill, Mario Barbacci, Charles W. Rose, Greg Ordy, Bill Johnson, Martin Roberts
    Three Decades of HDLs: Part I, CDL Through TI-HDL. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1992, v:9, n:2, pp:69-81 [Journal]
  18. Mario Barbacci
    A Comparison of Register Transfer Languages for Describing Computers and Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1975, v:24, n:2, pp:137-150 [Journal]
  19. Mario Barbacci
    Instruction Set Processor Specifications (ISPS): The Notation and Its Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1981, v:30, n:1, pp:24-40 [Journal]
  20. Andries van Dam, Mario Barbacci, Constantine Halatsis, J. Joosten, M. Letheren
    Simulation of a Horizontal Bit-Sliced Processor Using the ISPS Architecture Simulation Facility. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1981, v:30, n:7, pp:513-519 [Journal]

  21. An architectural research facility: ISP descriptions, simulation, data collection. [Citation Graph (, )][DBLP]


  22. The CMU RT-CAD system: an innovative approach to computer aided design. [Citation Graph (, )][DBLP]


  23. CONLAN: a formal construction method for hardware description languages: language derivation. [Citation Graph (, )][DBLP]


  24. CONLAN: a formal construction method for hardware description languages: basic principles. [Citation Graph (, )][DBLP]


  25. CONLAN: a formal construction method for hardware description languages: language application. [Citation Graph (, )][DBLP]


Search in 1.429secs, Finished in 1.430secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002