The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alexander Sedlmeier: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Klaus Buchenrieder, Alexander Sedlmeier, Christian Veith
    HW/SW Co-Design with PRAMs Using CoDES. [Citation Graph (0, 0)][DBLP]
    CHDL, 1993, pp:65-78 [Conf]
  2. Klaus Buchenrieder, Andreas Pyttel, Alexander Sedlmeier
    A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:870-874 [Conf]
  3. Andreas Pyttel, Alexander Sedlmeier, Christian Veith
    PSCP: A Scalable Parallel ASIP Architecture for Reactive Systems. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:370-376 [Conf]
  4. Klaus Buchenrieder, Ulrich Nageldinger, Andreas Pyttel, Alexander Sedlmeier
    Integration of Reconfigurable Hardware into System-Level Design. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:987-996 [Conf]
  5. Rainer Kress, Andreas Pyttel, Alexander Sedlmeier
    FPGA-Based Prototyping for Product Definition. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:78-86 [Conf]
  6. Klaus Buchenrieder, Ulrich Nageldinger, Andreas Pyttel, Alexander Sedlmeier
    System Prototyping by Integration of Reconfigurable Hardware into a Heterogeneous System Model. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2002, pp:115-121 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002