The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Walling R. Cyre: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Walling R. Cyre
    Toward Synthesis from English Descriptions. [Citation Graph (1, 0)][DBLP]
    DAC, 1989, pp:742-745 [Conf]
  2. Walling R. Cyre
    Conceptual Representation of Waveforms for Temporal Reasoning. [Citation Graph (1, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:2, pp:186-200 [Journal]
  3. Walling R. Cyre
    Textual/Graphical Design Concept-Level Synthesis. [Citation Graph (0, 0)][DBLP]
    CHDL, 1993, pp:485-502 [Conf]
  4. Walling R. Cyre
    Mapping Design Knowledge from Multiple Representations. [Citation Graph (0, 0)][DBLP]
    ICCD, 1991, pp:406-409 [Conf]
  5. Walling R. Cyre
    Conceptual Modeling and Simulation. [Citation Graph (0, 0)][DBLP]
    ICCD, 1999, pp:293-296 [Conf]
  6. Walling R. Cyre, S. Balachandar, Aniruddha Thakar
    Knowledge Visualization from Conceptual Structures. [Citation Graph (0, 0)][DBLP]
    ICCS, 1994, pp:275-292 [Conf]
  7. Walling R. Cyre
    Executing Conceptual Graphs. [Citation Graph (0, 0)][DBLP]
    ICCS, 1998, pp:51-64 [Conf]
  8. Walling R. Cyre
    Acquiring Temporal Knowledge from Schedules. [Citation Graph (0, 0)][DBLP]
    ICCS, 1993, pp:328-344 [Conf]
  9. Walling R. Cyre
    Knowledge Extractor: A Tool for Extracting Knowledge from Text. [Citation Graph (0, 0)][DBLP]
    ICCS, 1997, pp:607-610 [Conf]
  10. Jeffrey Hess, Walling R. Cyre
    A CG-Based Behavior Extraction System. [Citation Graph (0, 0)][DBLP]
    ICCS, 1999, pp:127-139 [Conf]
  11. R. Y. Kamath, Walling R. Cyre
    Automatic Integration of Digital System Requirements using Schemata. [Citation Graph (0, 0)][DBLP]
    ICCS, 1995, pp:44-58 [Conf]
  12. Walling R. Cyre
    Evolving Context-Free Grammars. [Citation Graph (0, 0)][DBLP]
    JCIS, 2002, pp:643-646 [Conf]
  13. Robin Greenwood, Walling R. Cyre
    Conceptual Modeling of Digital Systems From Informal Descriptions. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1993, pp:327-332 [Conf]
  14. S. Shankaranarayanan, Walling R. Cyre
    Coreference Detection in Automatic Analysis of Specifications. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1994, pp:409-410 [Conf]
  15. Aniruddha Thakar, Walling R. Cyre
    Visual Feedback for Validation of Informal Specifications. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1994, pp:411-412 [Conf]
  16. Walling R. Cyre, Jeffrey Hess, Andreas Gunawan, Ritesh Sojitra
    A Rapid Modeling Tool for Virtual Prototypes. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 1999, pp:178-183 [Conf]
  17. T.-C. Lin, Sadiq M. Sait, Walling R. Cyre
    Performance and Interface Buffer Size Driven Behavioral Partitioning for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    International Workshop on Rapid System Prototyping, 1998, pp:116-0 [Conf]
  18. Walling R. Cyre, Aniruddha Thakar
    Generating Validation Feedback for Automatic Interpretation of Informal Requirements. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 1997, v:10, n:1, pp:73-92 [Journal]
  19. Walling R. Cyre
    Capture, Integration, and Analysis of Digital System Requirements with Conceptual Graphs. [Citation Graph (0, 7)][DBLP]
    IEEE Trans. Knowl. Data Eng., 1997, v:9, n:1, pp:8-23 [Journal]

  20. Generating VHDL models from natural language descriptions. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002