T.-C. Lin, Sadiq M. Sait, Walling R. Cyre Performance and Interface Buffer Size Driven Behavioral Partitioning for Embedded Systems. [Citation Graph (0, 0)][DBLP] International Workshop on Rapid System Prototyping, 1998, pp:116-0 [Conf]
Walling R. Cyre Capture, Integration, and Analysis of Digital System Requirements with Conceptual Graphs. [Citation Graph (0, 7)][DBLP] IEEE Trans. Knowl. Data Eng., 1997, v:9, n:1, pp:8-23 [Journal]
Generating VHDL models from natural language descriptions. [Citation Graph (, )][DBLP]
Search in 0.197secs, Finished in 0.198secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP