The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Torsten Rössel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wolfgang Glunz, Thomas Kruse, Torsten Rössel, Dieter Monjau
    Integrating SDL and VHDL for System-Level Hardware Design. [Citation Graph (0, 0)][DBLP]
    CHDL, 1993, pp:187-204 [Conf]
  2. Wolfgang Glunz, Torsten Rössel
    Checking DFT Rules with a VHDL Simulator. [Citation Graph (0, 0)][DBLP]
    CHDL, 1993, pp:537-550 [Conf]
  3. Karl Fuchs, Michael Pabst, Torsten Rössel
    RESIST: a recursive test pattern generation algorithm for path delay faults considering various test classes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:12, pp:1550-1562 [Journal]

  4. RESIST: a recursive test pattern generation algorithm for path delay faults. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002