The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yves Mathieu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sylvain Guilley, Philippe Hoogvorst, Yves Mathieu, Renaud Pacalet
    The "Backend Duplication" Method. [Citation Graph (0, 0)][DBLP]
    CHES, 2005, pp:383-397 [Conf]
  2. Sylvain Guilley, Philippe Hoogvorst, Yves Mathieu, Renaud Pacalet, Jean Provost
    CMOS Structures Suitable for Secured Hardware. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:1414-1415 [Conf]
  3. Christophe Cunat, Jean Gobert, Yves Mathieu
    A coprocessor for real-time MPEG4 facial animation on mobiles. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2003, pp:102-108 [Conf]

  4. Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints. [Citation Graph (, )][DBLP]


  5. High Efficiency Reconfigurable Cache for Image Processing. [Citation Graph (, )][DBLP]


  6. Efficient Data Access Management for FPGA-Based Image Processing SoCs. [Citation Graph (, )][DBLP]


  7. DPL on Stratix II FPGA: What to Expect?. [Citation Graph (, )][DBLP]


  8. Combined SCA and DFA Countermeasures Integrable in a FPGA Design Flow. [Citation Graph (, )][DBLP]


  9. Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs. [Citation Graph (, )][DBLP]


  10. Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002