The SCEAS System
Navigation Menu

Search the dblp DataBase


Steven Trimberger: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Steven Trimberger, Raymond Pang, Amit Singh
    A 12 Gbps DES Encryptor/Decryptor Core in an FPGA. [Citation Graph (0, 0)][DBLP]
    CHES, 2000, pp:156-163 [Conf]
  2. Kella Knack, Gordan Hyland, Jim Jasmin, John Frediani, Tom Reiner, Steven Trimberger, Gabriele Saucier
    Design Automation Tools for FPGA Design (Panel). [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:676- [Conf]
  3. Patrick C. McGeer, Steven Trimberger, Erik Carlson, Dave Hightower, Ulrich Lauther, Alberto L. Sangiovanni-Vincentelli
    DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel). [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:503- [Conf]
  4. Steven Trimberger
    Effects of FPGA Architecture on FPGA Routing. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:574-578 [Conf]
  5. Steven Trimberger, Dean Carberry, Anders Johnson, Jennifer Wong
    A time-multiplexed FPGA. [Citation Graph (0, 0)][DBLP]
    FCCM, 1997, pp:22-29 [Conf]
  6. Sinan Kaptanoglu, John East, Tim Garverick, Scott Hauck, Tavana Tavana, Steven Trimberger, Ronnie Vasishta
    Is marriage in the cards for programmable logic, microprocessors and ASICs? [Citation Graph (0, 0)][DBLP]
    FPGA, 2001, pp:111- [Conf]
  7. Steven Trimberger
    Scheduling Designs into a Time-Multiplexed FPGA. [Citation Graph (0, 0)][DBLP]
    FPGA, 1998, pp:153-160 [Conf]
  8. Steven Trimberger, Khue Duong, Bob Conn
    Architecture Issues and Solutions for a High-Capacity FPGA. [Citation Graph (0, 0)][DBLP]
    FPGA, 1997, pp:3-9 [Conf]
  9. Tim Tuan, Sean Kao, Ahmad Arif Rahman, Satyaki Das, Steven Trimberger
    A 90nm low-power FPGA for battery-powered applications. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:3-11 [Conf]
  10. Shantanu Dutt, Vimalvel Shanmugavel, Steven Trimberger
    Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1999, pp:173-177 [Conf]
  11. Steven Trimberger, Mon-Ren Chene
    Placement-Based Partitioning for Lookup-Table-Based FPGAs. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:91-94 [Conf]
  12. Steven Trimberger
    Guest Editor's Introduction: Field-Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1992, v:9, n:3, pp:3-5 [Journal]
  13. Steven Trimberger
    Trusted Design in FPGAs. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:5-8 [Conf]

  14. Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates. [Citation Graph (, )][DBLP]

Search in 0.066secs, Finished in 0.067secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002