SCEAS

The SCEAS System

Search the dblp DataBase

Title:
Author:

Yu Hu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

Yong Zhao, Yu Hu
GRESS - a Grid Replica Selection Service. [Citation Graph (0, 0)][DBLP]
ISCA PDCS, 2003, pp:423-429 [Conf]
Zhen-Hua Ling, Yu Hu, Ren-Hua Wang
A Novel Source Analysis Method by Matching Spectral Characters of LF Model with STRAIGHT Spectrum. [Citation Graph (0, 0)][DBLP]
ACII, 2005, pp:441-448 [Conf]
Yang Yang, Tong Jing, Xianlong Hong, Yu Hu, Qi Zhu, Xiaodong Hu, Guiying Yan
Via-Aware Global Routing for Good VLSI Manufacturability and High Yield. [Citation Graph (0, 0)][DBLP]
ASAP, 2005, pp:198-203 [Conf]
Zhen Cao, Tong Jing, Yu Hu, Yiyu Shi, Xianlong Hong, Xiaodong Hu, Guiying Yan
DraXRouter: global routing in X-Architecture with dynamic resource assignment. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:618-623 [Conf]
Yinhe Han, Yu Hu, Huawei Li, Xiaowei Li
Theoretic analysis and enhanced X-tolerance of test response compact based on convolutional code. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:53-58 [Conf]
Yu Hu, Tong Jing, Xianlong Hong, Zhe Feng 0002, Xiaodong Hu, Guiying Yan
An-OARSMan: obstacle-avoiding routing tree construction with good length performance. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:7-12 [Conf]
Yinhe Han, Yu Hu, Huawei Li, Xiaowei Li, Anshuman Chandra
Rapid and Energy-Efficient Testing for Embedded Cores. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 2004, pp:8-13 [Conf]
Yinhe Han, Xiaowei Li, Shivakumar Swaminathan, Yu Hu, Anshuman Chandra
Scan Data Volume Reduction Using Periodically Alterable MUXs Decompressor. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 2005, pp:372-377 [Conf]
Yu Hu, Yinhe Han, Huawei Li, Tao Lv, Xiaowei Li
Pair Balance-Based Test Scheduling for SOCs. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 2004, pp:236-241 [Conf]
Yu Hu, Yan Lin, Lei He, Tim Tuan
Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction. [Citation Graph (0, 0)][DBLP]
DAC, 2006, pp:478-483 [Conf]
Yinhe Han, Yu Hu, Huawei Li, Xiaowei Li, Anshuman Chandra
Response Compaction for Test Time and Test Pins Reduction Based on Advanced Convolutional Codes. [Citation Graph (0, 0)][DBLP]
DFT, 2004, pp:298-305 [Conf]
Gary S. H. Tan, Yu Hu, Farshad Moradi
Automatic SOM Compatibility Check and FOM Development. [Citation Graph (0, 0)][DBLP]
DS-RT, 2003, pp:60-67 [Conf]
Yu Hu, Qing Li, C. C. Jay Kuo
Efficient implementation of elliptic curve cryptography (ECC) on VLIW-micro-architecture media processor. [Citation Graph (0, 0)][DBLP]
ICME, 2004, pp:879-882 [Conf]
Ren-Hua Wang, Qingfeng Liu, Yu Hu, Bo Yin, Xiaoru Wu
KD2000 Chinese Text-To-Speech System. [Citation Graph (0, 0)][DBLP]
ICMI, 2000, pp:300-307 [Conf]
Yu Hu, Qiang Huo
An HMM Compensation Approach Using Unscented Transformation for Noisy Speech Recognition. [Citation Graph (0, 0)][DBLP]
ISCSLP, 2006, pp:346-357 [Conf]
Yan Lin, Yu Hu, Lei He, Vijay Raghunat
An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction. [Citation Graph (0, 0)][DBLP]
ISLPED, 2006, pp:168-173 [Conf]
Zhe Feng 0002, Yu Hu, Tong Jing, Xianlong Hong, Xiaodong Hu, Guiying Yan
An O(nlogn) algorithm for obstacle-avoiding routing tree construction in the lambda-geometry plane. [Citation Graph (0, 0)][DBLP]
ISPD, 2006, pp:48-55 [Conf]
Yinhe Han, Yu Hu, Huawei Li, Xiaowei Li
Using MUXs Network to Hide Bunches of Scan Chains. [Citation Graph (0, 0)][DBLP]
ISQED, 2005, pp:238-243 [Conf]
Yu Hu, Xiaowei Li, Huawei Li, Xiao-Qing Wen
Compression/Scan Co-Design for Reducing Test Data Volume, Scan-in Power Dissipation and Test Application Time. [Citation Graph (0, 0)][DBLP]
PRDC, 2005, pp:175-182 [Conf]
Yu Hu, Qing Li, C. C. Jay Kuo
Run-Time Power Consumption Modeling for Embedded Multimedia Systems. [Citation Graph (0, 0)][DBLP]
RTCSA, 2005, pp:353-356 [Conf]
Yu Hu, Tong Jing, Xianlong Hong, Xiaodong Hu, Guiying Yan
A Routing Paradigm with Novel Resources Estimation and Routability Models for X-Architecture Based Physical Design. [Citation Graph (0, 0)][DBLP]
SAMOS, 2005, pp:344-353 [Conf]
Yu Hu, Qing Li, Siwei Ma, C. C. Jay Kuo
Fast H.264/AVC Inter-Mode Decision with RDC Optimization. [Citation Graph (0, 0)][DBLP]
IIH-MSP, 2006, pp:511-516 [Conf]
Yu Hu, Tong Jing, Zhe Feng 0002, Xianlong Hong, Xiaodong Hu, Guiying Yan
ACO-Steiner: Ant Colony Optimization Based Rectilinear Steiner Minimal Tree Algorithm. [Citation Graph (0, 0)][DBLP]
J. Comput. Sci. Technol., 2006, v:21, n:1, pp:147-152 [Journal]
Yu Hu, Qing Li, Siwei Ma, C. C. Jay Kuo
Decoder-Friendly Adaptive Deblocking Filter (DF-ADF) Mode Decision in H.264/AVC. [Citation Graph (0, 0)][DBLP]
ISCAS, 2007, pp:3976-3979 [Conf]
Jie Don, Yu Hu, Yinhe Han, Xiaowei Li
An on-chip combinational decompressor for reducing test data volume. [Citation Graph (0, 0)][DBLP]
ISCAS, 2006, pp:- [Conf]
Hao Yu, Yu Hu, Chunchen Liu, Lei He
Minimal skew clock embedding considering time variant temperature gradient. [Citation Graph (0, 0)][DBLP]
ISPD, 2007, pp:173-180 [Conf]
Yu Hu, King Ho Tam, Tong Jing, Lei He
Fast dual-vdd buffering based on interconnect prediction and sampling. [Citation Graph (0, 0)][DBLP]
SLIP, 2007, pp:95-102 [Conf]
Wei Wang, Yu Hu, Yinhe Han, Xiaowei Li, You-Sheng Zhang
Leakage Current Optimization Techniques During Test Based on Don't Care Bits Assignment. [Citation Graph (0, 0)][DBLP]
J. Comput. Sci. Technol., 2007, v:22, n:5, pp:673-680 [Journal]
Yinhe Han, Yu Hu, Xiaowei Li, Huawei Li, Anshuman Chandra
Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2007, v:15, n:5, pp:531-540 [Journal]
A design- for-diagnosis technique for diagnosing both scan chain faults and combinational circuit faults. [Citation Graph (, )][DBLP]
On reducing both shift and capture power for scan-based testing. [Citation Graph (, )][DBLP]
Localized random access scan: Towards low area and routing overhead. [Citation Graph (, )][DBLP]
DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm. [Citation Graph (, )][DBLP]
Robust test generation for power supply noise induced path delay faults. [Citation Graph (, )][DBLP]
A Novel Example-Based Super-Resolution Approach Based on Patch Classification and the KPCA Prior Model. [Citation Graph (, )][DBLP]
Face Recognition Using Modular Locality Preserving Projections. [Citation Graph (, )][DBLP]
FPGA area reduction by multi-output function based sequential resynthesis. [Citation Graph (, )][DBLP]
Rewiring for robustness. [Citation Graph (, )][DBLP]
iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing. [Citation Graph (, )][DBLP]
Diagnosis of multiple arbitrary faults with mask and reinforcement effect. [Citation Graph (, )][DBLP]
IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults. [Citation Graph (, )][DBLP]
RALF: Reliability Analysis for Logic Faults - An exact algorithm and its applications. [Citation Graph (, )][DBLP]
Channel Width Utilization Improvement in Testing NoC-Based Systems for Test Time Reduction. [Citation Graph (, )][DBLP]
A Scan-Based Delay Test Method for Reduction of Overtesting. [Citation Graph (, )][DBLP]
Adaptive Diagnostic Pattern Generation for Scan Chains. [Citation Graph (, )][DBLP]
A Case Study on At-Speed Testing for a Gigahertz Microprocessor. [Citation Graph (, )][DBLP]
Building a faster boolean matcher using bloom filter. [Citation Graph (, )][DBLP]
Pricing of Online Advertising: Cost-Per-Click-Through Vs. Cost-Per-Action. [Citation Graph (, )][DBLP]
Reliability Optimization of Reconfigurable Computing-Based Fault-Tolerant System. [Citation Graph (, )][DBLP]
Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates. [Citation Graph (, )][DBLP]
Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping. [Citation Graph (, )][DBLP]
On capture power-aware test data compression for scan-based testing. [Citation Graph (, )][DBLP]
IPR: In-Place Reconfiguration for FPGA fault tolerance. [Citation Graph (, )][DBLP]
Robust FPGA resynthesis based on fault-tolerant Boolean matching. [Citation Graph (, )][DBLP]
Face Recognition using 3D Summation Invariant Features. [Citation Graph (, )][DBLP]
Joint Rate-Distortion-Complexity Optimization for H.264 Motion Search. [Citation Graph (, )][DBLP]
Worst case timing jitter and amplitude noise in differential signaling. [Citation Graph (, )][DBLP]
Simultaneous test pattern compaction, ordering and X-filling for testing power reduction. [Citation Graph (, )][DBLP]
Online Computing and Predicting Architectural Vulnerability Factor of Microprocessor Structures. [Citation Graph (, )][DBLP]
Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects. [Citation Graph (, )][DBLP]
Heteroscedastic discriminant analysis with two-dimensional constraints. [Citation Graph (, )][DBLP]
Minimum word classification error training of HMMS for automatic speech recognition. [Citation Graph (, )][DBLP]
A trust region based optimization for maximum mutual information estimation of HMMS in speech recognition. [Citation Graph (, )][DBLP]
An algorithm on discrimination of point-set in polyhedron based on three-dimensional convex hull. [Citation Graph (, )][DBLP]

Search in 0.008secs, Finished in 0.010secs

NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades

NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP