The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Eugen Schenfeld: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. George Almási, George S. Almasi, Daniel K. Beece, Ralph Bellofatto, Gyan Bhanot, Randy Bickford, Matthias A. Blumrich, Arthur A. Bright, José R. Brunheroto, Calin Cascaval, José G. Castaños, Luis Ceze, Paul Coteus, Siddhartha Chatterjee, Dong Chen, George L.-T. Chiu, Thomas M. Cipolla, Paul Crumley, Alina Deutsch, Marc Boris Dombrowa, Wilm E. Donath, Maria Eleftheriou, Blake G. Fitch, Joseph Gagliano, Alan Gara, Robert S. Germain, Mark Giampapa, Manish Gupta, Fred G. Gustavson, Shawn Hall, Ruud A. Haring, David Heidel, Philip Heidelberger, Lorraine Herger, Dirk Hoenicke, T. Jamal-Eddine, Gerard V. Kopcsay, Alphonso P. Lanzetta, Derek Lieber, M. Lu, Mark P. Mendell, Lawrence S. Mok, José E. Moreira, Ben J. Nathanson, Matthew Newton, Martin Ohmacht, Rick A. Rand, Richard D. Regan, Ramendra K. Sahoo, Alda Sanomiya, Eugen Schenfeld, Sarabjeet Singh, Peilin Song, Burkhard D. Steinmacher-Burow, Karin Strauss, Richard A. Swetz, Todd Takken, R. Brett Tremaine, Mickey Tsao, Pavlos Vranas, T. J. Christopher Ward, Michael E. Wazlowski, J. Brown, Thomas A. Liebsch, A. Schram, G. Ulsh
    Blue Gene/L, a System-On-A-Chip. [Citation Graph (0, 0)][DBLP]
    CLUSTER, 2002, pp:349-0 [Conf]
  2. Vipul Gupta, Eugen Schenfeld
    NetSim - A Tool for Medling the Performance of Circuit Switched Multicomputer Networks. [Citation Graph (0, 0)][DBLP]
    Computer Performance Evaluation, 1994, pp:180-192 [Conf]
  3. Dieter Scheerer, Eugen Schenfeld, Marc A. Viredas
    Multi-Dimensional Locks with Online Allocation. [Citation Graph (0, 0)][DBLP]
    ICDCS, 1996, pp:241-248 [Conf]
  4. Vipul Gupta, Eugen Schenfeld
    A Comparative Performance Study of an Interconnection Cached Network. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1994, pp:191-195 [Conf]
  5. Yuh-Dauh Lyuu, Eugen Schenfeld
    Parallel Graph Contraction with Applications to a Reconfigurable Parallel Architecture. [Citation Graph (0, 0)][DBLP]
    ICPP (3), 1994, pp:258-265 [Conf]
  6. Vipul Gupta, Eugen Schenfeld
    Performance analysis of a synchronous, circuit-switched interconnection cached network. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1994, pp:246-255 [Conf]
  7. George S. Almasi, Leonardo R. Bachega, Ralph Bellofatto, José R. Brunheroto, Calin Cascaval, José G. Castaños, Paul Crumley, C. Christopher Erway, Joseph Gagliano, Derek Lieber, Pedro Mindlin, José E. Moreira, Ramendra K. Sahoo, Alda Sanomiya, Eugen Schenfeld, Richard A. Swetz, M. Bae, G. Laib, Kavitha Ranganathan, Yariv Aridor, Tamar Domany, Y. Gal, Oleg Goldshmidt, Edi Shmueli
    System Management in the BlueGene/L Supercomputer. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:267- [Conf]
  8. Vipul Gupta, Eugen Schenfeld
    A Heuristic Approach for Embedding Communication Patterns in an Interconnection Cached Parallel Processing Network. [Citation Graph (0, 0)][DBLP]
    IPPS, 1993, pp:291-297 [Conf]
  9. Sizheng Wei, Eugen Schenfeld
    Hierarchical Interconnection Cache Networks. [Citation Graph (0, 0)][DBLP]
    IPPS, 1993, pp:135-141 [Conf]
  10. Narasimha R. Adiga, George Almási, George S. Almasi, Yariv Aridor, Rajkishore Barik, Daniel K. Beece, Ralph Bellofatto, Gyan Bhanot, Randy Bickford, Matthias A. Blumrich, Arthur A. Bright, José R. Brunheroto, Calin Cascaval, José G. Castaños, W. Chan, Luis Ceze, Paul Coteus, Siddhartha Chatterjee, Dong Chen, George L.-T. Chiu, Thomas M. Cipolla, Paul Crumley, K. M. Desai, Alina Deutsch, Tamar Domany, Marc Boris Dombrowa, Wilm E. Donath, Maria Eleftheriou, C. Christopher Erway, J. Esch, Blake G. Fitch, Joseph Gagliano, Alan Gara, Rahul Garg, Robert S. Germain, Mark Giampapa, Balaji Gopalsamy, John A. Gunnels, Manish Gupta, Fred G. Gustavson, Shawn Hall, Ruud A. Haring, David Heidel, Philip Heidelberger, Lorraine Herger, Dirk Hoenicke, R. D. Jackson, T. Jamal-Eddine, Gerard V. Kopcsay, Elie Krevat, Manish P. Kurhekar, Alphonso P. Lanzetta, Derek Lieber, L. K. Liu, M. Lu, Mark P. Mendell, A. Misra, Y. Moatti, Lawrence S. Mok, José E. Moreira, Ben J. Nathanson, Matthew Newton, Martin Ohmacht, Adam J. Oliner, Vinayaka Pandit, R. B. Pudota, Rick A. Rand, Richard D. Regan, Bradley Rubin, Albert E. Ruehli, Silvius Rus, Ramendra K. Sahoo, Alda Sanomiya, Eugen Schenfeld, M. Sharma, Edi Shmueli, Sarabjeet Singh, Peilin Song, Vijay Srinivasan, Burkhard D. Steinmacher-Burow, Karin Strauss, Christopher W. Surovic, Richard A. Swetz, Todd Takken, R. Brett Tremaine, Mickey Tsao, Arun R. Umamaheshwaran, P. Verma, Pavlos Vranas, T. J. Christopher Ward, Michael E. Wazlowski, W. Barrett, C. Engel, B. Drehmel, B. Hilgart, D. Hill, F. Kasemkhani, David J. Krolak, C. T. Li, Thomas A. Liebsch, James A. Marcella, A. Muff, A. Okomo, M. Rouse, A. Schram, M. Tubbs, G. Ulsh, Charles D. Wait, J. Wittrup, M. Bae, Kenneth A. Dockser, Lynn Kissel, Mark K. Seager, Jeffrey S. Vetter, K. Yates
    An overview of the BlueGene/L Supercomputer. [Citation Graph (0, 0)][DBLP]
    SC, 2002, pp:1-22 [Conf]
  11. Kevin J. Barker, Alan F. Benner, Raymond R. Hoare, Adolfy Hoisie, Alex K. Jones, Darren J. Kerbyson, Dan Li, Rami G. Melhem, Ramakrishnan Rajamony, Eugen Schenfeld, Shuyi Shao, Craig B. Stunkel, Peter Walker
    On the Feasibility of Optical Circuit Switching for High Performance Computing Systems. [Citation Graph (0, 0)][DBLP]
    SC, 2005, pp:16- [Conf]
  12. Yuh-Dauh Lyuu, Eugen Schenfeld
    Total Exchange on a Reconfigurable Parallel Architecture. [Citation Graph (0, 0)][DBLP]
    SPDP, 1993, pp:2-10 [Conf]
  13. Mary Mehrnoosh Eshaghian, Eugen Schenfeld
    Special Issue on Parallel Computing with Optical Interconnects. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1997, v:41, n:1, pp:1-2 [Journal]
  14. Vipul Gupta, Eugen Schenfeld
    Task Graph Partitioning and Mapping in a Reconfigurable Parallel Architecture. [Citation Graph (0, 0)][DBLP]
    Parallel Processing Letters, 1995, v:5, n:, pp:563-574 [Journal]
  15. Arif Merchant, Benjamin Melamed, Eugen Schenfeld, Bhaskar Sengupta
    Analysis of a Control Mechanism for a Variable Speed Processor. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1996, v:45, n:7, pp:793-801 [Journal]
  16. Jacob Katzenelson, Shlomit S. Pinter, Eugen Schenfeld
    Type Matching, Type-Graphs, and the Schanuel Conjecture. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Program. Lang. Syst., 1992, v:14, n:4, pp:574-588 [Journal]
  17. Amnon Barak, Eugen Schenfeld
    Embedding Classical Communication Topologies in the Scalable OPAM Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 1996, v:7, n:9, pp:979-992 [Journal]
  18. Vipul Gupta, Eugen Schenfeld
    Annealed Embeddings of Communication Patterns in an Interconnection Cached Network. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 1995, v:6, n:11, pp:1153-1167 [Journal]

  19. Embedding classical communication topologies in the OPAM architecture. [Citation Graph (, )][DBLP]


Search in 0.005secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002