The SCEAS System
Navigation Menu

Search the dblp DataBase


Dietmar Tutsch: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dietmar Tutsch, Günter Hommel
    Performance of Buffered Multistage Interconnection Networks in Case of Packet Multicasting. [Citation Graph (0, 0)][DBLP]
    APDC, 1997, pp:50-57 [Conf]
  2. Dietmar Tutsch, Günter Hommel
    Multicasting in Buffered Multistage Interconnection Networks: An Analytical Algorithm. [Citation Graph (0, 0)][DBLP]
    ESM, 1998, pp:736-740 [Conf]
  3. Dietmar Tutsch, Matthias Hendler, Günter Hommel
    Multicast Performance of Multistage Interconnection Networks with Shared Buffering. [Citation Graph (0, 0)][DBLP]
    ICN (1), 2001, pp:478-487 [Conf]
  4. Dietmar Tutsch, Rainer Holl-Biniasz
    Performance Evaluation using Measure Dependent Transitions in Petri Nets. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1997, pp:235-240 [Conf]
  5. Dietmar Tutsch, Günter Hommel
    Generating Systems of Equations for Performance Evaluation of Multistage Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 2002, v:62, n:2, pp:228-240 [Journal]
  6. Elisabeth Pelz, Dietmar Tutsch
    Formal Models for Multicast Traffic in Network on Chip Architectures with Compositional High-Level Petri Nets. [Citation Graph (0, 0)][DBLP]
    ICATPN, 2007, pp:381-401 [Conf]

  7. Investigating dynamic reconfiguration of network architectures with CINSim. [Citation Graph (, )][DBLP]

  8. Quantile Estimation for Performance Measures in Network Simulations with CINSim. [Citation Graph (, )][DBLP]

  9. Lossless static vs. dynamic reconfiguration of interconnection networks in parallel and distributed computer systems. [Citation Graph (, )][DBLP]

  10. Comparison of network-on-chip topologies for multicore systems considering multicast and local traffic. [Citation Graph (, )][DBLP]

  11. The modeling power of CINSim: Performance evaluation of interconnection networks. [Citation Graph (, )][DBLP]

  12. MLMIN: A multicore processor and parallel computer network topology for multicast. [Citation Graph (, )][DBLP]

Search in 0.003secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002