The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Matthew Horsnell: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jisheng Zhao, Matthew Horsnell, Ian Rogers, Andrew Dinn, Chris C. Kirkham, Ian Watson
    Optimizing Chip Multiprocessor Work Distribution Using Dynamic Compilation. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2007, pp:258-267 [Conf]

  2. Scalable Object-Aware Hardware Transactional Memory. [Citation Graph (, )][DBLP]


  3. An Object-Aware Hardware Transactional Memory System. [Citation Graph (, )][DBLP]


  4. Adaptive Loop Tiling for a Multi-cluster CMP. [Citation Graph (, )][DBLP]


  5. An adaptive bloom filter cache partitioning scheme for multicore architectures. [Citation Graph (, )][DBLP]


  6. A first insight into object-aware hardware transactional memory. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002