The SCEAS System
|
|
|
Search the dblp DataBase
Marco Ceriani:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform. [Citation Graph (, )][DBLP]
A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications. [Citation Graph (, )][DBLP]
Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|
NOTICE1 |
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
NOTICE2 |
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP | |
|
|
|
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002
|