The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrew DeOrio: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author


  1. Human computing for EDA. [Citation Graph (, )][DBLP]


  2. Vicis: a reliable network for unreliable silicon. [Citation Graph (, )][DBLP]


  3. Event-driven gate-level simulation with GP-GPUs. [Citation Graph (, )][DBLP]


  4. Electronic design automation for social networks. [Citation Graph (, )][DBLP]


  5. A highly resilient routing algorithm for fault-tolerant NoCs. [Citation Graph (, )][DBLP]


  6. GCS: High-performance gate-level simulation with GPGPUs. [Citation Graph (, )][DBLP]


  7. Dacota: Post-silicon validation of the memory subsystem in multi-core designs. [Citation Graph (, )][DBLP]


  8. Post-silicon verification for cache coherence. [Citation Graph (, )][DBLP]


  9. Chico: An On-chip Hardware Checker for Pipeline Control Logic. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002