The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Helmut Graeb: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author


  1. Formal approaches to analog circuit verification. [Citation Graph (, )][DBLP]


  2. Computation of yield-optimized Pareto fronts for analog integrated circuit specifications. [Citation Graph (, )][DBLP]


  3. Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002