The SCEAS System
Navigation Menu

Journals in DBLP

Integration
2003, volume: 36, number: 1-2

  1. Ahmad A. Hiasat, Omar Hasan
    Bit-serial architecture for rank order and stack filters. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:3-12 [Journal]
  2. Ahmad A. Hiasat
    An arithmetic residue to binary conversion technique. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:13-25 [Journal]
  3. Dimitri Kagaris
    On minimum delay clustering without replication. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:27-39 [Journal]
  4. Sanjay Sharma, Sanjay Attri, R. C. Chauhan
    Low-power VLSI synthesis of DSP systems. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:41-54 [Journal]
  5. Xianyang Jiang, Xubang Shen, Tianxu Zhang, Huayu Liu
    An improved circuit-partitioning algorithm based on min-cut equivalence relation. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:55-68 [Journal]
  6. Shahar Bar-Or, Guy Even, Yariv Levin
    Generation of representative input vectors for parametric designs: from low precision to high precision. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:69-82 [Journal]
  7. J. A. Sainz, A. Rubio
    Adaptable I/O pad circuit for multiple voltage units bus operation. [Citation Graph (0, 0)][DBLP]
    Integration, 2003, v:36, n:1-2, pp:83-86 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002