The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

José V. Busquets-Mataix: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Antonio Martí Campoy, Isabelle Puaut, Angel Perles Ivars, José V. Busquets-Mataix
    Cache Contents Selection for Statically-Locked Instruction Caches: An Algorithm Comparison. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2005, pp:49-56 [Conf]
  2. Antonio Martí Campoy, E. Tamura, S. Sáez, Francisco Rodríguez, José V. Busquets-Mataix
    On Using Locking Caches in Embedded Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ICESS, 2005, pp:150-159 [Conf]
  3. José V. Busquets-Mataix, Juan José Serrano, Rafael Ors, Pedro J. Gil, Andy J. Wellings
    Adding instruction cache effect to schedulability analysis of preemptive real-time systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 1996, pp:204-0 [Conf]
  4. José V. Busquets-Mataix, Juan José Serrano
    The impact of extrinsic cache performance on predictability of real-time systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 1995, pp:8-15 [Conf]
  5. José V. Busquets-Mataix, Juan José Serrano, Rafael Ors, Pedro J. Gil, Andy J. Wellings
    Using harmonic task-sets to increase the schedulable utilization of cache-based preemptive real-time systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 1996, pp:195-202 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002