The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jong Kang Park: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jong Kang Park, Jong Tae Kim, Myung Chul Shin
    High Performance Single Chip Implementation for a Digital Protective Relay Using FPGA. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:504-508 [Conf]
  2. Jong Kang Park, Yong Ki Byun, Jong Tae Kim
    Equivalent Electric Circuit Modeling of Differential Structures in PCB with Genetic Algorithm. [Citation Graph (0, 0)][DBLP]
    KES (3), 2006, pp:907-913 [Conf]

  3. A soft error analysis tool for high-speed digital designs. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002