The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ondrej Subrt: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ondrej Subrt, Pravoslav Martínek
    A Novel Design Evaluation Concept Applied to Switched-Current Algorithmic A/D Converters. [Citation Graph (0, 0)][DBLP]
    DDECS, 2006, pp:108-112 [Conf]
  2. Petr Struhovský, Ondrej Subrt, Jirí Hospodka, Pravoslav Martínek
    Developing Virtual ADC Testing Environment in MAPLE. [Citation Graph (0, 0)][DBLP]
    DDECS, 2007, pp:417-422 [Conf]

  3. Experience in Virtual Testing of RSD cyclic A/D converters. [Citation Graph (, )][DBLP]


  4. Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002