The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Erik L. Dagless: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Krzysztof Bilinski, Erik L. Dagless
    Efficient Approach to Symbolic State Exploration of Complex Parallel Controllers. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:132-142 [Conf]
  2. Krzysztof Bilinski, Erik L. Dagless
    High Level Synthesis of Synchronous Parallel Controllers. [Citation Graph (0, 0)][DBLP]
    Application and Theory of Petri Nets, 1996, pp:93-112 [Conf]
  3. J. Bulas-Cruz, A. T. Ali, Erik L. Dagless
    A Temporal Smoothing Technique for Real-Time Motion Detection. [Citation Graph (0, 0)][DBLP]
    CAIP, 1993, pp:379-386 [Conf]
  4. Andrew W. G. Duller, Richard H. Storer, Andrew R. Thomson, Mike R. Pout, Erik L. Dagless
    A Heterogeneous Vision Architecture. [Citation Graph (0, 0)][DBLP]
    ECCV, 1990, pp:576-578 [Conf]
  5. Roberto de Alencar Lotufo, Barry T. Thomas, Erik L. Dagless
    Road Following Algorithm Using A Panned Plan-View Transformation. [Citation Graph (0, 0)][DBLP]
    ECCV, 1990, pp:231-235 [Conf]
  6. Xiaochun Lin, Erik L. Dagless, Aiguo Lu
    Technology mapping of LUT based FPGAs for delay optimisation. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:245-254 [Conf]
  7. Tomasz Kozlowski, Erik L. Dagless, Jonathan Saul
    An enhanced algorithm for the minimization of exclusive-OR sum-of-products for incompletely specified functions. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:244-249 [Conf]
  8. Aigo Lu, Erik L. Dagless, Jonathan M. Saul
    DART: delay and routability driven technology mapping for LUT based FPGAs. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:409-414 [Conf]
  9. Aiguo Lu, Jonathan Saul, Erik L. Dagless
    Architecture Oriented Logic Optimization for Lookup Table Based FPGAs. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:26-29 [Conf]
  10. Erik L. Dagless
    A Multiprocessor - CYBA-M. [Citation Graph (0, 0)][DBLP]
    IFIP Congress, 1977, pp:843-848 [Conf]
  11. Krzysztof Bilinski, Erik L. Dagless, Jonathan M. Saul
    Behavioral Synthesis of Complex Parallel Controllers. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:186-191 [Conf]
  12. Andrew W. G. Duller, Richard H. Storer, Andrew R. Thomson, Erik L. Dagless
    An associative processor array for image processing. [Citation Graph (0, 0)][DBLP]
    Image Vision Comput., 1989, v:7, n:2, pp:151-158 [Journal]
  13. A. D. Morgan, Erik L. Dagless, David Milford, Barry T. Thomas
    Road edge tracking for robot road following: a real-time implementation. [Citation Graph (0, 0)][DBLP]
    Image Vision Comput., 1990, v:8, n:3, pp:233-240 [Journal]
  14. A. T. Ali, Erik L. Dagless
    A Parallel Processing Model for Real-Time Computer Vision-Aided Road Traffic Monitoring. [Citation Graph (0, 0)][DBLP]
    Parallel Processing Letters, 1992, v:2, n:, pp:257-264 [Journal]
  15. Artur Wrzyszcz, David Milford, Erik L. Dagless
    A New Approach to Fixed-Coefficient Inner Product Computation Over Finite Rings. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1996, v:45, n:12, pp:1345-1355 [Journal]

  16. Parallel controller synthesis from a Petri net specification. [Citation Graph (, )][DBLP]


  17. An efficient verification algorithm for parallel controllers. [Citation Graph (, )][DBLP]


  18. A visual tracking system for the measurement of dynamic structural displacements. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002