Search the dblp DataBase
Erik L. Dagless :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Krzysztof Bilinski , Erik L. Dagless Efficient Approach to Symbolic State Exploration of Complex Parallel Controllers. [Citation Graph (0, 0)][DBLP ] ACSD, 1998, pp:132-142 [Conf ] Krzysztof Bilinski , Erik L. Dagless High Level Synthesis of Synchronous Parallel Controllers. [Citation Graph (0, 0)][DBLP ] Application and Theory of Petri Nets, 1996, pp:93-112 [Conf ] J. Bulas-Cruz , A. T. Ali , Erik L. Dagless A Temporal Smoothing Technique for Real-Time Motion Detection. [Citation Graph (0, 0)][DBLP ] CAIP, 1993, pp:379-386 [Conf ] Andrew W. G. Duller , Richard H. Storer , Andrew R. Thomson , Mike R. Pout , Erik L. Dagless A Heterogeneous Vision Architecture. [Citation Graph (0, 0)][DBLP ] ECCV, 1990, pp:576-578 [Conf ] Roberto de Alencar Lotufo , Barry T. Thomas , Erik L. Dagless Road Following Algorithm Using A Panned Plan-View Transformation. [Citation Graph (0, 0)][DBLP ] ECCV, 1990, pp:231-235 [Conf ] Xiaochun Lin , Erik L. Dagless , Aiguo Lu Technology mapping of LUT based FPGAs for delay optimisation. [Citation Graph (0, 0)][DBLP ] FPL, 1997, pp:245-254 [Conf ] Tomasz Kozlowski , Erik L. Dagless , Jonathan Saul An enhanced algorithm for the minimization of exclusive-OR sum-of-products for incompletely specified functions. [Citation Graph (0, 0)][DBLP ] ICCD, 1995, pp:244-249 [Conf ] Aigo Lu , Erik L. Dagless , Jonathan M. Saul DART: delay and routability driven technology mapping for LUT based FPGAs. [Citation Graph (0, 0)][DBLP ] ICCD, 1995, pp:409-414 [Conf ] Aiguo Lu , Jonathan Saul , Erik L. Dagless Architecture Oriented Logic Optimization for Lookup Table Based FPGAs. [Citation Graph (0, 0)][DBLP ] ICCD, 1994, pp:26-29 [Conf ] Erik L. Dagless A Multiprocessor - CYBA-M. [Citation Graph (0, 0)][DBLP ] IFIP Congress, 1977, pp:843-848 [Conf ] Krzysztof Bilinski , Erik L. Dagless , Jonathan M. Saul Behavioral Synthesis of Complex Parallel Controllers. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1996, pp:186-191 [Conf ] Andrew W. G. Duller , Richard H. Storer , Andrew R. Thomson , Erik L. Dagless An associative processor array for image processing. [Citation Graph (0, 0)][DBLP ] Image Vision Comput., 1989, v:7, n:2, pp:151-158 [Journal ] A. D. Morgan , Erik L. Dagless , David Milford , Barry T. Thomas Road edge tracking for robot road following: a real-time implementation. [Citation Graph (0, 0)][DBLP ] Image Vision Comput., 1990, v:8, n:3, pp:233-240 [Journal ] A. T. Ali , Erik L. Dagless A Parallel Processing Model for Real-Time Computer Vision-Aided Road Traffic Monitoring. [Citation Graph (0, 0)][DBLP ] Parallel Processing Letters, 1992, v:2, n:, pp:257-264 [Journal ] Artur Wrzyszcz , David Milford , Erik L. Dagless A New Approach to Fixed-Coefficient Inner Product Computation Over Finite Rings. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1996, v:45, n:12, pp:1345-1355 [Journal ] Parallel controller synthesis from a Petri net specification. [Citation Graph (, )][DBLP ] An efficient verification algorithm for parallel controllers. [Citation Graph (, )][DBLP ] A visual tracking system for the measurement of dynamic structural displacements. [Citation Graph (, )][DBLP ] Search in 0.004secs, Finished in 0.005secs